Physical Design Methodology for Godson-2G Microprocessor
暂无分享,去创建一个
Song Wang | Feng Shi | Dong Liu | Chen Chen | Bin Xiao | Ying Xu | Ji-Ye Zhao | Dan-Dan Huan | Meng-Hao Su
[1] D. Velenis,et al. Effects of parameter variations and crosstalk on H-tree clock distribution networks , 2005, 48th Midwest Symposium on Circuits and Systems, 2005..
[2] S. Asano,et al. The design and implementation of a first-generation CELL processor , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..
[3] Igor L. Markov,et al. Fixed-outline floorplanning: enabling hierarchical design , 2003, IEEE Trans. Very Large Scale Integr. Syst..
[4] Demin Wang,et al. A 90-nm Power Optimization Methodology With Application to the ARM 1136JF-S Microprocessor , 2006, IEEE Journal of Solid-State Circuits.
[5] Xu Yang,et al. Implementing a 1GHz Four-Issue Out-of-Order Execution Microprocessor in a Standard Cell ASIC Methodology , 2007, Journal of Computer Science and Technology.
[6] Christer Svensson,et al. Timing closure through a globally synchronous, timing partitioned design methodology , 2004, Proceedings. 41st Design Automation Conference, 2004..
[7] Yao-Wen Chang,et al. A New Multilevel Framework for Large-Scale Interconnect-Driven Floorplanning , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.