10GHz clock distribution using coupled standing-wave oscillators

A global clock network comprised of coupled, standing-wave oscillators is prototyped in a 0.18/spl mu/m 6M CMOS process. The clock network operates from 9.8 to 10.5 GHz with 0.6ps skew and contributes only 0.5ps jitter when referencing a clock source with 1.4ps rms jitter.

[1]  A. Maxim,et al.  A low jitter 125-1250 MHz process independent 0.18 /spl mu/m CMOS PLL based on a sample-reset loop filter , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[2]  Vernon L. Chi.  Salphasic Distribution of Clock Signals for Synchronous Systems , 1994, IEEE Trans. Computers.

[3]  J. Wood,et al.  Multi-gigahertz low-power low-skew rotary clock scheme , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[4]  K.A. Jenkins,et al.  A clock distribution network for microprocessors , 2000, 2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103).