论文信息 - A Two-Stage Radix-4 Viterbi Decoder for Multiband OFDM UWB Systems

A Two-Stage Radix-4 Viterbi Decoder for Multiband OFDM UWB Systems

This letter presents a power efficient 64-state Viterbi decoder (VD) employing a two-stage radix-4 add- compare-select architecture. A class of VD architectures is implemented, and their hardware complexity, maximum operating speed, and power consumption are compared. Implementation results show that the proposed VD architecture is suitable for multiband orthogonal frequency-division multiplexing (MB-OFDM) ultra-wideband (UWB) systems, which can support the data rate of 480 Mbps even when implemented using 0.18-µm CMOS technology.

Sangsung Choi | Sung-Woo Choi | Kyu-Min Kang

[1] Paul H. Siegel,et al. VLSI architectures for metric normalization in the Viterbi algorithm , 1990, IEEE International Conference on Communications, Including Supercomm Technical Sessions.

[2] P. Glenn Gulak,et al. Architectural tradeoffs for survivor sequence memory management in Viterbi decoders , 1993, IEEE Trans. Commun..

[3] Keshab K. Parhi. An improved pipelined MSB-first add-compare select unit structure for Viterbi decoders , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4] Teresa H. Meng,et al. A 1-Gb/s, four-state, sliding block Viterbi decoder , 1997, IEEE J. Solid State Circuits.

[5] Gerhard Fettweis,et al. High-Rate Viterbi Processor: A Systolic Array Solution , 1990, IEEE J. Sel. Areas Commun..

[6] Sangsung Choi,et al. Initial Timing Acquisition for Binary Phase‐Shift Keying Direct Sequence Ultra‐wideband Transmission , 2008 .

[7] Sang-Gug Lee,et al. A CMOS Frequency Synthesizer Block for MB‐OFDM UWB Systems , 2007 .