PLANET : a hierarchical network simulator

• A submitted manuscript is the version of the article upon submission and before peer-review. There can be important differences between the submitted version and the official published version of record. People interested in the research are advised to contact the author for the final version of the publication, or visit the DOI to the publisher's website. • The final author version and the galley proof are versions of the publication after peer review. • The final published version features the final layout of the paper including the volume, issue and page numbers.

[1]  Leon O. Chua,et al.  Canonical piecewise-linear representation , 1988 .

[2]  D.M.W. Leenaerts,et al.  A comparison of piecewise-linear model descriptions , 1992 .

[3]  D. Calahan.  Numerical solution of linear systems with widely separated time constants , 1967 .

[4]  Alberto L. Sangiovanni-Vincentelli,et al.  The Waveform Relaxation Method for Time-Domain Analysis of Large Scale Integrated Circuits , 1982, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  P. Dewilde,et al.  Network description and modelling language - NDML , 1986 .

[6]  G. Dahlquist.  A special stability problem for linear multistep methods , 1963 .

[7]  L. Chua,et al.  A global representation of multidimensional piecewise-linear functions with linear partitions , 1978 .

[8]  É. Picard.  Sur l'application des méthodes d'approximations successives à l'étude de certaines équations différentielles ordinaires , 1893 .

[9]  Richard P. Lippmann,et al.  An introduction to computing with neural nets , 1987 .

[10]  Alberto L. Sangiovanni-Vincentelli,et al.  Relaxation-based electrical simulation , 1983, IEEE Transactions on Electron Devices.

[11]  C. Guzelis,et al.  A canonical representation for piecewise-affine maps and its applications to circuit analysis , 1991 .

[12]  T. I. Kirkpatrick,et al.  PERT as an aid to logic design , 1966 .

[13]  Basant R. Chawla,et al.  Motis - an mos timing simulator , 1975 .

[14]  Hugo De Man,et al.  Static Timing Analysis of Dynamically Sensitizable Paths , 1989, 26th ACM/IEEE Design Automation Conference.

[15]  L. Chua,et al.  Canonical piecewise-linear analysis: Generalized breakpoint hopping algorithm , 1986 .

[16]  T. E. Hull.  The numerical integration of ordinary differential equations , 1968, IFIP Congress.

[17]  J. Katzenelson.  An algorithm for solving nonlinear resistor networks , 1965 .

[18]  Jacques Benkoski,et al.  Timing Verification by Formal Signal Interaction Modeling in a Multi-level Timing Simulator , 1989, 26th ACM/IEEE Design Automation Conference.

[19]  Leon O. Chua,et al.  Canonical piecewise-linear analysis , 1983 .

[20]  Robert K. Brayton,et al.  Efficient Algorithms for Computing the Longest Viable Path in a Combinational Network , 1989, 26th ACM/IEEE Design Automation Conference.

[21]  Leon O. Chua,et al.  Canonical piecewise-linear modeling , 1986 .

[22]  Van Bokhoven.  Piecewise-linear modelling and analysis , 1981 .

[23]  Bjarne Stroustrup,et al.  C++ Programming Language , 1986, IEEE Softw..

[24]  C. van de PANNE.  A complementary variant of Lemke's method for the linear complementary problem , 1974, Math. Program..

[25]  Michael L. Dertouzos,et al.  Threshold Logic: A Synthesis Approach , 1965 .

[26]  A. Jimenez,et al.  Algorithms for ASTAP--A network-analysis program , 1973 .

[27]  A. Sangiovanni-Vincentelli,et al.  A multilevel Newton algorithm with macromodeling and latency for the analysis of large-scale nonlinear circuits in the time domain , 1979 .

[28]  Karem A. Sakallah,et al.  SAMSON2: An Event Driven VLSI Circuit Simulator , 1985, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[29]  E. Kuh,et al.  Solving piecewise-linear equations for resistive networks , 1976 .

[30]  Leon O. Chua,et al.  Canonical piecewise-linear analysis- II: Tracing driving-point and transfer characteristics , 1985 .

[31]  J. M. Bennett.  Triangular factors of modified matrices , 1965 .

[32]  J. Stoer,et al.  Numerical treatment of ordinary differential equations by extrapolation methods , 1966 .

[33]  L. Chua,et al.  A generalized canonical piecewise-linear representation , 1990 .

[34]  van Jtj Jos Eijndhoven,et al.  A piecewise linear simulator for large scale integrated circuits , 1984 .

[35]  W. van Bokhoven,et al.  Linear implicit differentiation formulas of variable step and order , 1975 .

[36]  Tom A. M. Kevenaar,et al.  A flexible hierarchical piecewise linear simulator , 1991, Integr..

[37]  Hans Martin Lipp,et al.  Timing verification: a new understanding of false paths , 1992, [1992] Proceedings The European Conference on Design Automation.

[38]  Sung Mo Kang,et al.  Section-wise piecewise-linear functions: Canonical representation, properties, and applications , 1977, Proceedings of the IEEE.

[39]  H. De Man,et al.  The Use of Threshold Functions and Boolean Controlled Network Elements for Macromodeling of ISI Circuits , 1977, ESSCIRC '77: 3rd European Solid State Circuits Conference.

[40]  Werner Liniger,et al.  Stability of Two-Step Methods for Variable Integration Steps , 1983 .

[41]  M. T. van Stiphout.  PLATO : a piecewise linear analysis tool for mixed-level circuit simulation , 1990 .

[42]  Michel Berkelaar,et al.  Real area-power-delay trade-off in EUCLID logic synthesis system , 1990, IEEE Proceedings of the Custom Integrated Circuits Conference.