Extraction of time constants ratio over nine orders of magnitude for understanding random telegraph noise in metal–oxide–semiconductor field-effect transistors
暂无分享,去创建一个
[1] A. Teramoto,et al. A Simple Test Structure for Evaluating the Variability in Key Characteristics of a Large Number of MOSFETs , 2012, IEEE Transactions on Semiconductor Manufacturing.
[2] K. Takeuchi,et al. New analysis methods for comprehensive understanding of Random Telegraph Noise , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).
[3] K. Takeuchi,et al. Statistical characterization of trap position, energy, amplitude and time constants by RTN measurement of multiple individual traps , 2010, 2010 International Electron Devices Meeting.
[4] D. Frank,et al. Reduction of random telegraph noise in High-к / metal-gate stacks for 22 nm generation FETs , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).
[5] Yu Zhu,et al. Hysteretic drain-current behavior due to random telegraph noise in Scaled-down FETs with high-κ/metal-gate stacks , 2010, 2010 International Electron Devices Meeting.
[7] A. Teramoto,et al. A Test Structure for Statistical Evaluation of Characteristics Variability in a Very Large Number of MOSFETs , 2009, 2009 IEEE International Conference on Microelectronic Test Structures.
[8] S. Sugawa,et al. Random Telegraph Signal Statistical Analysis using a Very Large-scale Array TEG with 1M MOSFETs , 2007, 2007 IEEE Symposium on VLSI Technology.
[9] C. Leyris,et al. Impact of Random Telegraph Signal in CMOS Image Sensors for Low-Light Levels , 2006, 2006 Proceedings of the 32nd European Solid-State Circuits Conference.
[10] A. Kotabe,et al. Anomalously Large Threshold Voltage Fluctuation by Complex Random Telegraph Signal in Floating Gate Flash Memory , 2006, 2006 International Electron Devices Meeting.
[11] Tadahiro Ohmi,et al. Large-Scale Test Circuits for High-Speed and Highly Accurate Evaluation of Variability and Noise in Metal–Oxide–Semiconductor Field-Effect Transistor Electrical Characteristics , 2011 .
[12] R. Kuroda,et al. The study of time constant analysis in random telegraph noise at the subthreshold voltage region , 2013, 2013 IEEE International Reliability Physics Symposium (IRPS).
[13] A. Teramoto,et al. Accurate Time Constant of Random Telegraph Signal Extracted by a Sufficient Long Time Measurement in Very Large-Scale Array TEG , 2009, 2009 IEEE International Conference on Microelectronic Test Structures.
[14] Tadahiro Ohmi,et al. Understanding of traps causing random telegraph noise based on experimentally extracted time constants and amplitude , 2011, 2011 International Reliability Physics Symposium.
[15] Christian Monzio Compagnoni,et al. Investigation of the Random Telegraph Noise Instability in Scaled Flash Memory Arrays , 2008 .
[16] Naoyoshi Tamura,et al. (Invited) Characterization of Oxide Traps Participating in Random Telegraph Noise Using Charging History Effects in Nano-Scaled MOSFETs , 2013 .
[17] D. Vasileska,et al. Static Analysis of Random Telegraph Noise in a 45-nm Channel Length Conventional MOSFET Device: Threshold Voltage and ON-Current Fluctuations , 2011, IEEE Transactions on Nanotechnology.
[18] M. J. Kirton,et al. Noise in solid-state microstructures: A new perspective on individual defects, interface states and low-frequency (1/ƒ) noise , 1989 .
[19] K. Otsuga,et al. The Impact of Random Telegraph Signals on the Scaling of Multilevel Flash Memories , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..
[20] A. Theuwissen,et al. Random Telegraph Signal in CMOS Image Sensor Pixels , 2006, 2006 International Electron Devices Meeting.
[21] M. Kobayashi,et al. Statistical measurement of random telegraph noise and its impact in scaled-down high-κ/metal-gate MOSFETs , 2012, 2012 International Electron Devices Meeting.
[22] R. Howard,et al. Discrete Resistance Switching in Submicrometer Silicon Inversion Layers: Individual Interface Traps and Low-Frequency ( 1 f ?) Noise , 1984 .
[23] A.L. Lacaita,et al. Statistical Model for Random Telegraph Noise in Flash Memories , 2008, IEEE Transactions on Electron Devices.
[24] Tadahiro Ohmi,et al. Statistical Evaluation of Process Damage Using an Arrayed Test Pattern in a Large Number of MOSFETs , 2010, IEEE Transactions on Electron Devices.
[25] S. Sugawa,et al. Statistical evaluation for trap energy level of RTS characteristics , 2010, 2010 Symposium on VLSI Technology.
[26] Tadahiro Ohmi,et al. New Statistical Evaluation Method for the Variation of Metal–Oxide–Semiconductor Field-Effect Transistors , 2007 .