Current-mode circuit-level technique to design variation-aware nanoscale summing circuit for ultra-low power applications

Prodigious demand for fast performance-ultra low power electronic devices has insinuated the discovery of circuit style that promises reduced propagation delay (tp), as well as low power dissipation (PWR). MOS current mode logic (MCML) style has emerged as a promising logic style that offers high speed of operation at the expense of acceptable power dissipation. This paper proposes a MCML full adder which employs a load controller circuit. It compares MCML full adder with hybrid-CMOS full adder in terms of various design metrics in superthreshold as well as subthreshold regions. MCML topology with load controller offers a high speed of operation and low power dissipation in superthreshold region. Same circuit arrangement, when operated in subthreshold region also delivers higher operating speed with ultralow power dissipation compared to its hybrid-CMOS counterpart. Power dissipation analysis established MCML based full adder more robust compared to its hybrid-CMOS counterpart. In particular, MCML full adder design achieves 3.77× (2.38×) improvement in propagation delay, 10.43× (3.45×) improvement in average power dissipation, 39.43× (8.21×) lower power-delay product (PDP) and 149.07× (19.55×) improvement in energy-delay product (EDP) in superthreshold (subthreshold) regions of operation at 16-nm technology node. The above results are also validated using TSMC’s industry standard 0.18-μm technology model parameters and a similar trend is observed in the design metrics of the MCML and hybrid-CMOS full adder circuits. In addition, noise performance of the above mentioned circuits is also carried out. It is observed that the noise induced by the hybrid-CMOS full adder is about 14× to that of the MCML full adder.

[1]  P. R. Berger,et al.  Analysis of the Voltage Swing for Logic and Memory Applications in Si/SiGe Resonant Interband Tunnel Diodes Grown by Molecular Beam Epitaxy , 2007, IEEE Transactions on Nanotechnology.

[2]  Eby G. Friedman,et al.  MOS Current Mode Logic Near Threshold Circuits , 2014 .

[3]  Naveen Verma,et al.  A 65nm Sub-Vt Microcontroller with Integrated SRAM and Switched-Capacitor DC-DC Converter , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[4]  Eby G. Friedman,et al.  Simultaneous switching noise in on-chip CMOS power distribution networks , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[5]  G. De Micheli,et al.  Circuit and architecture trade-offs for high-speed multiplication , 1991 .

[6]  Bo Zhai,et al.  A 2.60pJ/Inst Subthreshold Sensor Processor for Optimal Energy Efficiency , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..

[7]  Spiridon Nikolaidis,et al.  Low-power/low-swing domino CMOS logic , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).

[8]  A. Chandrakasan,et al.  A 180mV FFT processor using subthreshold circuit techniques , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[9]  Zhiyu Liu,et al.  Robust dynamic node low voltage swing domino logic with multiple threshold voltages , 2006, 7th International Symposium on Quality Electronic Design (ISQED'06).

[10]  Bharadwaj S. Amrutur,et al.  All Digital Energy Sensing for Minimum Energy Tracking , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[11]  Magdy A. Bayoumi,et al.  Design of Robust, Energy-Efficient Full Adders for Deep-Submicrometer Design Using Hybrid-CMOS Logic Style , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[12]  Aminul Islam,et al.  Circuit-level design technique to mitigate impact of process, voltage and temperature variations in complementary metal-oxide semiconductor full adder cells , 2015, IET Circuits Devices Syst..

[13]  Uming Ko,et al.  Low-power design techniques for high-performance CMOS adders , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[14]  Stuart N. Wooters,et al.  A 2.6-µW sub-threshold mixed-signal ECG SoC , 2009, 2009 Symposium on VLSI Circuits.

[15]  Eby G. Friedman,et al.  Low swing dual threshold voltage domino logic , 2002, GLSVLSI '02.

[16]  Kevin J. Nowka,et al.  A 16-bit/spl times/16-bit MAC design using fast 5:2 compressors , 2000, Proceedings IEEE International Conference on Application-Specific Systems, Architectures, and Processors.

[17]  Chip-Hong Chang,et al.  A review of 0.18-/spl mu/m full adder performances for tree structured arithmetic circuits , 2005 .

[18]  Tarek Darwish,et al.  Performance analysis of low-power 1-bit CMOS full adder cells , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[19]  Andrew W. Moore,et al.  Power Optimized Transceivers for Future Switched Networks , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[20]  Yajun Ha,et al.  An ultra-low-energy/frame multi-standard JPEG co-processor in 65nm CMOS with sub/near-threshold power supply , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[21]  Vivek De,et al.  Low-voltage-swing monolithic dc-dc conversion , 2004, IEEE Transactions on Circuits and Systems II: Express Briefs.

[22]  Massimo Alioto,et al.  Design strategies for source coupled logic gates , 2003 .

[23]  M. I. Elmasry,et al.  Dynamic current mode logic (DyCML): a new low-power high-performance logic style , 2001, IEEE J. Solid State Circuits.

[24]  Saibal Mukhopadhyay,et al.  Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits , 2003, Proc. IEEE.