Memory efficient design of an MPEG-4 video encoder for FPGAs

The improving resolutions of new video appliances continuously increase the throughput requirements of video codecs and complicate the challenges encountered during their cost-efficient design. We propose an FPGA implementation of a high-performance MPEG-4 video encoder. The fully dedicated video pipeline is realized using a systematic design approach and exploits the inherent functional parallelism of the compression algorithm. The effect of memory and algorithmic optimizations applied at the high-level are measured on the RTL description. The resulting MPEG-4 video encoder efficiently uses the FPGA blockRAMs, uses burst oriented accesses to external memory and supports real-time processing of 30 4CIF frames per second.

[1]  Yoshifumi Matsushita,et al.  MPEG-4 Video/Audio Codec Processor , 2005 .

[2]  Francky Catthoor,et al.  Custom Memory Management Methodology , 1998, Springer US.

[3]  Wayne Luk,et al.  Methods and Tools for High-Resolution Imaging , 2004, FPL.

[4]  K. Ohmori,et al.  A 160 mW, 80 nA standby, MPEG-4 audiovisual LSI with 16 Mb embedded DRAM and a 5 GOPS adaptive post filter , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[5]  Kristof Denolf,et al.  Communication primitives driven hardware design and test methodology applied on complex video applications , 2005, 16th IEEE International Workshop on Rapid System Prototyping (RSP'05).

[6]  Y. Watanabe,et al.  An MPEG-4 video LSI with an error-resilient codec core based on a fast motion estimation algorithm , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[7]  M. Suzuki,et al.  An 81 MHz, 1280 /spl times/ 720pixels /spl times/ 30frames/s MPEG-4 video/audio CODEC processor , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[8]  Gauthier Lafruit,et al.  Memory centric design of an MPEG-4 video encoder , 2005, IEEE Transactions on Circuits and Systems for Video Technology.

[9]  R. Satomura,et al.  A 133 MHz 170 mW 10 /spl mu/A standby application processor for 3G cellular phones , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[10]  Liang-Gee Chen,et al.  Platform-based MPEG-4 video encoder SOC design , 2004, IEEE Workshop onSignal Processing Systems, 2004. SIPS 2004..

[11]  Konstantinos Konstantinides,et al.  Image and Video Compression Standards: Algorithms and Architectures , 1997 .