CONCERT: a concurrent transient fault simulator for nonlinear analog circuits

The paper presents a novel concurrent fault simulator (called CONCERT) for nonlinear analog circuits. Three primary techniques in CONCERT including fault ordering, state prediction, and reduced order fault matrix computation, greatly simplify fault simulation by making use of the residual similarities between the faulty and fault free circuits. Between successive time steps, all circuits in the fault list are simulated concurrently before the simulator proceeds to the next time step. CONCERT also generates accurate fault coverage statistics that are tied to the circuit specifications. Up to two orders of magnitudes speedup are obtained for complete fault simulation, without any loss of accuracy. More speedup is achieved by CONCERT for evaluating the fault coverage of a test, using fault ordering and fault dropping technique.

[1]  V. A. Barker.  Sparse Matrix Techniques , 1977 .

[2]  C.-J. Richard Shi,et al.  Rapid frequency-domain analog fault simulation under parameter tolerances , 1997, DAC.

[3]  Albert E. Ruehli,et al.  The modified nodal approach to network analysis , 1975 .

[4]  Keith Baker,et al.  Analogue fault simulation based on layout dependent fault models , 1994, Proceedings., International Test Conference.

[5]  Ernst G. Ulrich,et al.  Concurrent simulation of nearly identical digital networks , 1974, Computer.

[6]  Mark Zwolinski,et al.  Concurrent analogue fault simulation , 1997 .

[7]  Abhijit Chatterjee,et al.  FLYER: fast fault simulation of linear analog circuits using polynomial waveform and perturbed state representation , 1997, Proceedings Tenth International Conference on VLSI Design.

[8]  Prashant Goteti,et al.  Hierarchy based statistical fault simulation of mixed-signal ICs , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[9]  R. Brayton,et al.  A new efficient algorithm for solving differential-algebraic systems using implicit backward differentiation formulas , 1972 .

[10]  Lawrence Pillage,et al.  Electronic Circuit & System Simulation Methods (SRE) , 1998 .

[11]  Alberto Sangiovanni-Vincentelli,et al.  Relaxation-based electrical simulation , 1983 .

[12]  R. Spence,et al.  Multiparameter large-change sensitivity analysis and systematic exploration , 1975 .

[13]  Abhijit Chatterjee,et al.  DRAFTS: Discretized Analog Circuit Fault Simulator , 1993, 30th ACM/IEEE Design Automation Conference.

[14]  Ronald A. Rohrer,et al.  Electronic Circuit and System Simulation Methods , 1994 .

[15]  A. Householder.  A Survey of Some Closed Methods for Inverting Matrices , 1957 .

[16]  Stephen A. Szygenda,et al.  Digital Logic Simulation in a Time-Based, Table-Driven Environment , 1975, Computer.