An Efficient Framework for Power-Aware Design of Heterogeneous MPSoC

Currently, designing low-power complex embedded systems is a main challenge for corporations in a large number of electronic domains. There are multiple motivations which lead designers to consider low-power design such as increasing lifetime, improving battery longevity, limited battery capacity, and temperature constraints. Unfortunately, there is a lack of efficient methodology and accurate tool to obtain power/energy estimation of a complete system at different abstraction levels. This paper presents a global framework for power/energy estimation and optimization of heterogeneous multiprocessor system-on-chip (MPSoC). Within this framework, a power modeling methodology is defined, and an open platform is developed. Our methodology takes into account all the embedded system relevant aspects; the software, the hardware, and the operating system. The platform stands for Open Power and Energy Optimization PLatform and Estimator (Open-PEOPLE). It includes diverse estimation tools with respect to their abstraction levels in order to cover the overall design flow. Starting from functional estimation and down to real boards measurements, our platform helps designers to develop new power models, to explore new architectures, and to apply optimization techniques in order to reduce energy and power consumption of the system. The usefulness and the effectiveness of the proposed power estimation framework is demonstrated through a typical embedded system conceived around the Xilinx Virtex II Pro FPGA platform.

[1]  Nagu R. Dhanwada,et al.  Transaction-level modeling for architectural and power analysis of PowerPC and CoreConnect-based systems , 2005, Des. Autom. Embed. Syst..

[2]  Daniel Chillet,et al.  AADL Extension to Model Classical FPGA and FPGA Embedded within a SoC , 2011, Int. J. Reconfigurable Comput..

[3]  Daniel Chillet,et al.  FPGA modeling for SoC design exploration , 2011 .

[4]  Mahmut T. Kandemir,et al.  Using complete machine simulation for software power estimation: the SoftWatt approach , 2002, Proceedings Eighth International Symposium on High Performance Computer Architecture.

[5]  Lothar Thiele,et al.  Dynamic Power-Aware Mapping of Applications onto Heterogeneous MPSoC Platforms , 2010, IEEE Transactions on Industrial Informatics.

[6]  Eric Martin,et al.  Low Power Synthesis Methodology with Data Format Optimization Applied on a DWT , 2003, J. VLSI Signal Process..

[7]  A.D. Garcia G.,et al.  Reducing the power consumption in FPGAs with keeping a high performance level , 2000, Proceedings IEEE Computer Society Workshop on VLSI 2000. System Design for a System-on-Chip Era.

[8]  Eric Senn,et al.  Building and Using System, Algorithmic, and Architectural Power and Energy Models in the FPGA Design-Flow , 2006 .

[9]  Dominique Houzet,et al.  A high level SoC power estimation based on IP modeling , 2006, Proceedings 20th IEEE International Parallel & Distributed Processing Symposium.

[10]  Dominique Blouin,et al.  CAT: An extensible system-level power Consumption Analysis Toolbox for Model-Driven design , 2010, Proceedings of the 8th IEEE International NEWCAS Conference 2010.

[11]  Niraj K. Jha,et al.  Energy macromodeling of embedded operating systems , 2005, TECS.

[12]  Luca Benini,et al.  Energy characterization of embedded real-time operating systems , 2001, CARN.

[13]  Lizy Kurian John,et al.  Run-time modeling and estimation of operating system power consumption , 2003, SIGMETRICS '03.

[14]  Jean-Philippe Diguet,et al.  Model Driven High-Level Power Estimation of Embedded Operating Systems Communication Services , 2009, 2009 International Conference on Embedded Software and Systems.

[15]  Sharad Malik,et al.  Power analysis of embedded software: a first step towards software power minimization , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[16]  Narayanan Vijaykrishnan,et al.  A power estimation methodology for systemC transaction level models , 2005, 2005 Third IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS'05).

[17]  Margaret Martonosi,et al.  Wattch: a framework for architectural-level power analysis and optimizations , 2000, Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201).

[18]  Nathalie Julien,et al.  An FPGA Power Aware Design Flow , 2006, PATMOS.

[19]  Luca Fossati,et al.  ReSP: A Nonintrusive Transaction-Level Reflective MPSoC Simulation Platform for Design Space Exploration , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[20]  N. Abdelli,et al.  High-Level Power Estimation of FPGA , 2007, 2007 IEEE International Symposium on Industrial Electronics.

[21]  Jean-Philippe Diguet,et al.  Energy and Power Consumption Estimation for Embedded Applications and Operating Systems , 2009, J. Low Power Electron..

[22]  Niraj K. Jha,et al.  Power analysis of embedded operating systems , 2000, Proceedings 37th Design Automation Conference.

[23]  Eric Senn,et al.  SoftExplorer: Estimation, Characterization, and Optimization of the Power and Energy Consumption at the Algorithmic Level , 2004, PATMOS.

[24]  Diana Marculescu,et al.  "Power Consumption Modeling of the TI C6201 and Characterization of its Architectural Complexity", IEEE Micro, Special Issue on Power- and Complexity-Aware Design, , 2003 .

[25]  Paul Feautrier,et al.  eSimu: a Fast and Accurate Energy Consumption Simulator for Real Embedded System , 2007, 2007 IEEE International Symposium on a World of Wireless, Mobile and Multimedia Networks.

[26]  Bruce Jacob,et al.  The Performance and Energy Consumption of Embedded Real-Time Operating Systems , 2003, IEEE Trans. Computers.

[27]  Pascal Urard,et al.  A design flow dedicated to multi-mode architectures for DSP applications , 2007, ICCAD 2007.

[28]  Eric Senn,et al.  Energy modeling of the virtual memory subsystem for real-time embedded systems , 2010, 2010 Conference on Design and Architectures for Signal and Image Processing (DASIP).

[29]  Eric Senn,et al.  Power Consumption Modeling and Characterization of the TI C6201 , 2003, IEEE Micro.

[30]  Cécile Belleudy,et al.  Embedded operating systems energy overhead , 2011, Proceedings of the 2011 Conference on Design & Architectures for Signal & Image Processing (DASIP).

[31]  Anne-Marie Déplanche,et al.  STORM a simulation tool for real-time multiprocessor scheduling evaluation , 2009, 2010 IEEE 15th Conference on Emerging Technologies & Factory Automation (ETFA 2010).

[32]  Pascal Urard,et al.  A design flow dedicated to multi-mode architectures for DSP applications , 2007, 2007 IEEE/ACM International Conference on Computer-Aided Design.

[33]  Eric Senn,et al.  SoftExplorer: Estimating and Optimizing the Power and Energy Consumption of a C Program for DSP Applications , 2005, EURASIP J. Adv. Signal Process..

[34]  Olivier Sentieys,et al.  Parallelism Level Impact on Energy Consumption in Reconfigurable Devices , 2011, CARN.

[35]  Eric Senn,et al.  Functional level power analysis: an efficient approach for modeling the power consumption of complex processors , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[36]  Li Shang,et al.  High-level power modeling of CPLDs and FPGAs , 2001, Proceedings 2001 IEEE International Conference on Computer Design: VLSI in Computers and Processors. ICCD 2001.

[37]  Hua Wang,et al.  Fine-Grained Energy Estimation and Optimization of Embedded Operating Systems , 2008, 2008 International Conference on Embedded Software and Systems Symposia.

[38]  Bruce Jacob,et al.  The performance and energy consumption of three embedded real-time operating systems , 2001, CASES '01.

[39]  Mahmut T. Kandemir,et al.  The design and use of simplePower: a cycle-accurate energy estimation tool , 2000, Proceedings 37th Design Automation Conference.

[40]  Jean-Philippe Diguet,et al.  Model Driven High-level Power Estimation of Embedded Operating Systems Communication and Synchronization Services , 2009, ICESS 2009.

[41]  Amin Vahdat,et al.  Every joule is precious: the case for revisiting operating system design for energy efficiency , 2000, ACM SIGOPS European Workshop.

[42]  Chia-Lin Yang,et al.  Leakage-aware task scheduling for partially dynamically reconfigurable FPGAs , 2009, TODE.

[43]  Srivaths Ravi,et al.  Energy and Execution Time Analysis of a Software-based Trusted Platform Module , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.

[44]  Jean-Luc Dekeyser,et al.  An MPSoC Performance Estimation Framework Using Transaction Level Modeling , 2007, 13th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA 2007).

[45]  Jean-Luc Danger,et al.  Power Modelling in Field Programmable Gate Arrays (FPGA) , 1999, FPL.

[46]  Peng Yang,et al.  PowerViP: SoC power estimation framework at transaction level , 2006, Asia and South Pacific Conference on Design Automation, 2006..

[47]  Olivier Sentieys,et al.  Towards a power and energy efficient use of partial dynamic reconfiguration , 2011, 6th International Workshop on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC).

[48]  Jean-Luc Dekeyser,et al.  A Model-Driven Design Framework for Massively Parallel Embedded Systems , 2011, TECS.

[49]  Adrian Park,et al.  Designing Modular Hardware Accelerators in C with ROCCC 2.0 , 2010, 2010 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines.