Statistical method for the analysis of interconnects delay insubmicrometer layouts

In deep-submicrometer layouts, the determination of the signal delay due to interconnects is a main aspect of the design. Usually, on-chip interconnects are modeled by a distributed resistance-capacitance (RC) line. Key aspects of the interconnect modeling are the extraction of parasitic capacitances and the determination of reduced lumped models suited for electrical simulation. This paper addresses both these aspects. The parasitic capacitance extraction problem of layouts is efficiently carried out by means of the floating random walk (FRW) algorithm. It is shown how the employment of the Monte Carlo integration jointly to an extended version of the FRW algorithm allows to directly synthesize an accurate reduced-order RC equivalent net. The new method can deal with very complex geometries in an efficient way and needs neither fracturing of the original layout into subregions nor discretization of interconnects.

[1]  Mohammed S. Ghausi,et al.  Introduction to distributed-parameter networks: With application to integrated circuits , 1977 .

[2]  Y. Coz,et al.  An improved floating-random-walk algorithm for solving the multi-dielectric Dirichlet problem , 1993 .

[3]  Jacob K. White,et al.  Fast capacitance extraction of general three-dimensional structures , 1992 .

[4]  M. Sadiku.  Monte Carlo methods in an introductory electromagnetic course , 1990 .

[5]  R. M. Bevensee,et al.  Probabilistic potential theory applied to electrical engineering problems , 1973 .

[6]  Won-Young Jung,et al.  Interconnect modeling in deep submicron design , 1999, ICVC '99. 6th International Conference on VLSI and CAD (Cat. No.99EX361).

[7]  Ernest S. Kuh,et al.  Passive multipoint moment matching model order reduction algorithm on multiport distributed interconnect networks , 1999 .

[8]  W. C. Elmore.  The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers , 1948 .

[9]  Lawrence T. Pileggi,et al.  IC analyses including extracted inductance models , 1999, DAC '99.

[10]  Y. L. Le Coz,et al.  Performance of random-walk capacitance extractors for IC interconnects: A numerical study , 1998 .

[11]  E. Guillemin.  Synthesis of passive networks : theory and methods appropriate to the realization and approximation problems , 1957 .

[12]  R. B. Iverson,et al.  A stochastic algorithm for high speed capacitance extraction in integrated circuits , 1992 .

[13]  Paolo Maffezzoni,et al.  Efficient method for simulating time delays of distributed interconnections in VLSI circuits , 1999 .

[14]  P. Maffezzoni,et al.  A statistical algorithm for 3D capacitance extraction , 2000 .

[15]  G. Royer.  Monte Carlo Procedure for Theory Problems Potential , 1971 .

[16]  Albert E. Ruehli,et al.  Dealing with inductance in high-speed chip design , 1999, DAC '99.

[17]  A. Ruehli,et al.  Dealing with inductance in high-speed chip design , 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361).

[18]  Paul Penfield,et al.  Signal Delay in RC Tree Networks , 1981, 18th Design Automation Conference.

[19]  Mark Horowitz,et al.  Signal Delay in RC Tree Networks , 1983, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[20]  P.R. O'Brien,et al.  Modeling the driving-point characteristic of resistive interconnect for accurate delay estimation , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.