Analysis and Design of Parallel Prefix Circuits with Faulty Nodes