Implementation of an HSDPA Receiver with a Customized Vector Processor
暂无分享,去创建一个
[1] Chris Rowen,et al. Implementing low-power configurable processors - practical options and tradeoffs , 2005, Proceedings. 42nd Design Automation Conference, 2005..
[2] Christoforos E. Kozyrakis,et al. Scalable Vector Processors for Embedded Systems , 2003, IEEE Micro.
[3] M. Rupp,et al. Design and real-time measurement of HSDPA equalizers , 2005, IEEE 6th Workshop on Signal Processing Advances in Wireless Communications, 2005..
[4] Matti Latva-aho,et al. Chip-Level Channel Equalization in WCDMA Downlink , 2002, EURASIP J. Adv. Signal Process..
[5] Andreas Hoffmann,et al. A methodology and tooling enabling application specific processor design , 2005, 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design.
[6] Kees Moerman,et al. Vector Processing as an Enabler for Software-Defined Radio in Handheld Devices , 2005, EURASIP J. Adv. Signal Process..
[7] Michael D. Zoltowski,et al. Simple MMSE equalizers for CDMA downlink to restore chip sequence: comparison to zero-forcing and RAKE , 2000, 2000 IEEE International Conference on Acoustics, Speech, and Signal Processing. Proceedings (Cat. No.00CH37100).
[8] Jorma Lilleberg,et al. CDMA equalizer quantization , 2004, IEEE Global Telecommunications Conference, 2004. GLOBECOM '04..
[9] Hyunseok Lee,et al. SODA: A Low-power Architecture For Software Radio , 2006, 33rd International Symposium on Computer Architecture (ISCA'06).