High-Performance Priority Encoder for Content Addressable Memories

This paper describes a sub-block level Priority Encoder for Content Addressable Memories. Simulations show that our design consumes only half of the energy as reported in [3] for the same worst-case delay and technology.