A SPARC-compatible general purpose address-event processor with 20-bit l0ns-resolution asynchronous sensor data interface in 0.18μm CMOS

This paper presents a general purpose address-event (AER) processor based on a SPARC-compatible LEON3 core with a custom data interface for asynchronous sensor data. The main focus in the design of the sensor interface was on precisely maintaining the inherent timing information of AER sensor data while providing robust peak-rate handling, DMA functionality and a novel event-rate dependent system control mechanism. Hardware-accelerated event pre-processing includes pre-FIFO high-resolution time-stamping, address masking for ROI and event-rate dependent IRQ generation without loading the processor core. The System-on-Chip has been implemented in a 0.18um CMOS process and achieves peak AER input event rates of 33M AE/s and sustained event rates of 5.125M AE/s at 10ns time-stamp resolution. The core processes AEs at >1M AE/s sustained rate. We discuss design considerations and implementation details and show measurement results from the fabricated chip.

[1]  Martin Litzenberger,et al.  A Dual-Line Optical Transient Sensor with On-Chip Precision Time-Stamp Generation , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[2]  Martin Litzenberger,et al.  Embedded Smart Camera for High Speed Vision , 2007, 2007 First ACM/IEEE International Conference on Distributed Smart Cameras.

[3]  Tobi Delbrück,et al.  A Multichip Pulse-Based Neuromorphic Infrastructure and Its Application to a Model of Orientation Selectivity , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  Tobi Delbrück,et al.  A 5 Meps $100 USB2.0 Address-Event Monitor-Sequencer Interface , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[5]  Massimo A. Sivilotti,et al.  Wiring considerations in analog VLSI systems, with application to field-programmable networks , 1992 .

[6]  Alejandro Linares-Barranco,et al.  AER tools for communications and debugging , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[7]  José Luis Sevillano,et al.  PCI-AER interface for neuro-inspired spiking systems , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[8]  Daniel Matolin,et al.  A QVGA 143dB dynamic range asynchronous address-event PWM dynamic image sensor with lossless pixel-level video compression , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).