CMOS trimming circuit based on polysilicon fusing

A trimming circuit based on a conventional CMOS process is presented. This circuit both searches the optimum conditions and writes them by blowing a polysilicon fuse. As this unit cell can be cascaded, only four pins are needed to realise the required resolutions. This circuit is implemented using standard 0.8 /spl mu/m CMOS technology.

[1]  Robert L. Vyne,et al.  A monolithic p-channel JFET quad op amp with in-package trim and enhanced gain-bandwidth product , 1987 .

[2]  M.P.V. Kolluri.  A 12 b 500 ns subranging ADC , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.

[3]  Jong-Ryul Lee,et al.  A CMOS Implementation Of CDMA/FM IF Signal Processor , 1997 .