Statechart-based Controllers Synthesis in FPGA Structures with Embedded Array Blocks

Statechart diagrams, in general, are visual formalism for description of complex systems behaiour. Digital controllers, which act as reactive systems, can be very conveniently modeled with statecharts and ef ciently synthesized in modern programmable devices. The paper presents in details syntax and semantics of statecharts and new implementation scheme. The issue of statecharts synthesis is not still ultimately solved. Main feature of the presented approach is the transformation of statechart diagrams into Finite State Machine, and through KISS format, functional decomposition and mapping into Embedded Memory Blocks. Embedded Memory are part of the modern programmable devices. Keywords—digital controller, statechart, FSM, decomposition, FPGA, symbolic methods, embedded memory.

[1]  Tadeusz Luba,et al.  Cost-Efficient Synthesis for Sequential Circuits Implemented Using Embedded Memory Blocks of FPGA's , 2007, 2007 IEEE Design and Diagnostics of Electronic Circuits and Systems.

[2]  Tadeusz Luba,et al.  Decomposition of Boolean Functions Specified by Cubes , 2003, J. Multiple Valued Log. Soft Comput..

[3]  P. R. Stephan,et al.  SIS : A System for Sequential Circuit Synthesis , 1992 .

[4]  Grzegorz Labiak.  From UML statecharts to FPGA - the HiCoS approach , 2003, FDL.

[5]  Doron Drusinsky,et al.  Using statecharts for hardware description and synthesis , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  Klaus Buchenrieder,et al.  Mapping statechart models onto an FPGA-based ASIP architecture , 1996, Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition.

[7]  Grzegorz Labiak.  FROM STATECHARTS TO FSM-DESCRIPTION - TRANSFORMATION BY MEANS OF SYMBOLIC METHODS , 2006 .

[8]  Tadeusz Łuba,et al.  Synthesis of finite state machines for implementation with programmable structures , 2009 .

[9]  S. Ramesh.  Efficient translation of statecharts to hardware circuits , 1999, Proceedings Twelfth International Conference on VLSI Design. (Cat. No.PR00013).

[10]  Grzegorz Borowik,et al.  Improved state encoding for FSM implementation in FPGA structures with embedded memory blocks , 2008 .

[11]  Mariusz Rawski,et al.  FSM implementation in embedded memory blocks of programmable logic devices using functional decomposition , 2002, Proceedings. International Conference on Information Technology: Coding and Computing.

[12]  Grzegorz Łabiak,et al.  Symbolic State Exploration of UML Statecharts for Hardware Description , 2005 .

[13]  Michael von der Beeck,et al.  A Comparison of Statecharts Variants , 1994, FTRTFT.

[14]  Mariusz Rawski,et al.  An application of functional decomposition in ROM-based FSM implementation in FPGA devices , 2003, Euromicro Symposium on Digital System Design, 2003. Proceedings..

[15]  Fabio Somenzi,et al.  CUDD: CU Decision Diagram Package Release 2.2.0 , 1998 .

[16]  守屋 悦朗,et al.  J.E.Hopcroft, J.D. Ullman 著, "Introduction to Automata Theory, Languages, and Computation", Addison-Wesley, A5変形版, X+418, \6,670, 1979 , 1980 .

[17]  Grzegorz Borowik,et al.  A notion of r-admissibility and its application in logic synthesis , 2009 .

[18]  Doron Drusinsky-Yoresh.  A state assignment procedure for single-block implementation of state charts , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[19]  Marian Adamski,et al.  Design of Reconfigurable Logic Controllers from Petri Net-based specifications , 2009 .

[20]  David Harel,et al.  Statecharts: A Visual Formalism for Complex Systems , 1987, Sci. Comput. Program..

[21]  Jeffrey D. Ullman,et al.  Introduction to Automata Theory, Languages and Computation , 1979 .