We present a novel programming circuit used in our radiation-hardened field programmable gate array (FPGA) chip. This circuit provides the ability to write user-defined configuration data into an FPGA and then read it back. The proposed circuit adopts the direct-access programming point scheme instead of the typical long token shift register chain. It not only saves area but also provides more flexible configuration operations. By configuring the proposed partial configuration control register, our smallest configuration section can be conveniently configured as a single data and a flexible partial configuration can be easily implemented. The hierarchical simulation scheme, optimization of the critical path and the elaborate layout plan make this circuit work well. Also, the radiation hardened by design programming point is introduced. This circuit has been implemented in a static random access memory (SRAM)-based FPGA fabricated by a 0.5 μm partial-depletion silicon-on-insulator CMOS process. The function test results of the fabricated chip indicate that this programming circuit successfully realizes the desired functions in the configuration and read-back. Moreover, the radiation test results indicate that the programming circuit has total dose tolerance of 1 × 105 rad(Si), dose rate survivability of 1.5 × 1011 rad(Si)/s and neutron fluence immunity of 1 × 1014 n/cm2.
[1]
P. Dodd,et al.
Radiation effects in SOI technologies
,
2003
.
[2]
Edward J. McCluskey,et al.
A memory coherence technique for online transient error recovery of FPGA configurations
,
2001,
FPGA '01.
[3]
Vishwas Jaju,et al.
Silicon-on-Insulator Technology
,
2004
.
[4]
Xing Ke-fei.
Study on the Anti-Radiation Technique for Xilinx SRAM-Based FPGA
,
2007
.
[5]
T. Calin,et al.
Upset hardened memory design for submicron CMOS technology
,
1996
.
[6]
Jian Wang,et al.
FPGA Downloading Circuit Design and Implementation
,
2006,
2006 8th International Conference on Solid-State and Integrated Circuit Technology Proceedings.
[7]
S. Natarajan,et al.
A high density, low leakage, 5T SRAM for embedded caches
,
2004,
Proceedings of the 30th European Solid-State Circuits Conference.
[8]
Norman J. Rohrer,et al.
SOI circuit design concepts
,
2000
.
[9]
M. Caffrey,et al.
SEU Mitigation Techniques for Virtex FPGAs in Space Applications
,
1999
.