Diagnosis of MRAM Write Disturbance Fault

In this paper, we propose a new test method to detect write disturbance fault (WDF) for magnetic RAM (MRAM). Furthermore, an adaptive diagnosis algorithm (ADA) is also introduced to identify and diagnose the WDF for MRAM. The proposed test method can evaluate process stability and uniformity. We also develop a built-in self-test (BIST) circuit that supports the proposed WDF diagnosis test method. A 1-Mb toggle MRAM prototype chip with the proposed BIST circuit has been designed and fabricated using a special 0.15-μm CMOS technology. The BIST circuit overhead is only about 0.05% with respect to the 1-Mb MRAM. The test time is reduced by about 30% as compared with the test method without using the decision write mechanism. The chip measurement results show the efficiency of our proposed method.

[1]  J. Nahas,et al.  A 4Mb 0.18 /spl mu/m 1T1MTJ Toggle MRAM memory , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[2]  Cheng-Wen Wu,et al.  MRAM defect analysis and fault modeling , 2004, 2004 International Conferce on Test.

[3]  P. Brown,et al.  Demonstrated reliability of 4-mb MRAM , 2004, IEEE Transactions on Device and Materials Reliability.

[4]  Gabriel A. Rincon-Mora,et al.  A low-voltage, low quiescent current, low drop-out regulator , 1998, IEEE J. Solid State Circuits.

[5]  Kamran Zarrineh,et al.  Self test architecture for testing complex memory structures , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[6]  Roger Barth.  ITRS commodity memory roadmap , 2003, Records of the 2003 International Workshop on Memory Technology, Design and Testing.

[7]  Paolo Prinetto,et al.  Industrial BIST of embedded RAMs , 1995, IEEE Design & Test of Computers.

[8]  Cheng-Wen Wu,et al.  Testing MRAM for Write Disturbance Fault , 2006, 2006 IEEE International Test Conference.

[9]  Ming-Chang Tsai,et al.  BRAINS: a BIST compiler for embedded memories , 2000, Proceedings IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[10]  John E. Barth,et al.  Embedded DRAM built in self test and methodology for test insertion , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[11]  R. Rajsuman.  Rambist builder: a methodology for automatic built-in self-test design of embedded rams , 1996, IEEE International Workshop on Memory Technology, Design and Testing,.

[12]  A. J. van de Goor,et al.  Testing Semiconductor Memories: Theory and Practice , 1998 .

[13]  K. Takahashi,et al.  On-wafer BIST of a 200 Gb/s failed-bit search for 1 Gb DRAM , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[14]  Wojciech Maly,et al.  Enabling embedded memory diagnosis via test response compression , 2001, Proceedings 19th IEEE VLSI Test Symposium. VTS 2001.

[15]  Jin-Fu Li,et al.  A built-in self-test and self-diagnosis scheme for embedded SRAM , 2000, Proceedings of the Ninth Asian Test Symposium.

[16]  Alfredo Benso,et al.  A programmable BIST architecture for clusters of multiple-port SRAMs , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[17]  Jean Michel Portal,et al.  EEPROM Diagnosis Based on Threshold Voltage Embedded Measurement , 2005, J. Electron. Test..

[18]  José Silva-Martínez,et al.  A frequency compensation scheme for LDO voltage regulators , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[19]  A. Omair,et al.  A 4-Mb 0.18-/spl mu/m 1T1MTJ toggle MRAM with balanced three input sensing scheme and locally mirrored unidirectional write drivers , 2005, IEEE Journal of Solid-State Circuits.

[20]  D. P. Sarda,et al.  A synthesizable ram bist circuit for applying an O(n log/sub 2/ n) test that detects scrambled static pattern-sensitive faults , 1996, IEEE International Workshop on Memory Technology, Design and Testing,.

[21]  H. Hoenigschmid,et al.  A high-speed 128 Kbit MRAM core for future universal memory applications , 2003, 2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408).

[22]  Chi-Ying Tsui,et al.  Adaptively-biased capacitor-less CMOS low dropout regulator with direct current feedback , 2006, Asia and South Pacific Conference on Design Automation, 2006..

[23]  Bruce F. Cockburn,et al.  Tutorial on magnetic tunnel junction magnetoresistive random-access memory , 2004 .

[24]  M. Yoshikawa,et al.  Improvement of robustness against write disturbance by novel cell design for high density MRAM , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[25]  Xiaoqing Wen,et al.  VLSI Test Principles and Architectures: Design for Testability (Systems on Silicon) , 2006 .

[26]  Yoshihiro Ueda,et al.  MRAM write error categorization with QCKBD , 2006, 2006 IEEE International Workshop on Memory Technology, Design, and Testing (MTDT'06).

[27]  Cheng-Wen Wu,et al.  Test and diagnosis of word-oriented multiport memories , 2003, Proceedings. 21st VLSI Test Symposium, 2003..

[28]  R. W. Dave,et al.  A 4-Mb toggle MRAM based on a novel bit and switching method , 2005, IEEE Transactions on Magnetics.

[29]  Hans-Joachim Wunderlich,et al.  Self-adjusting output data compression: An efficient BIST technique for RAMs , 1998, Proceedings Design, Automation and Test in Europe.

[30]  Elizabeth M. Rudnick,et al.  Diagnostic testing of embedded memories using BIST , 2000, DATE '00.

[31]  Cheng-Wen Wu,et al.  A Programmable BIST Core for Embedded DRAM , 1999, IEEE Des. Test Comput..

[32]  S. Miura,et al.  Toggling cell with four antiferromagnetically coupled ferromagnetic layers for high density MRAM with low switching current , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Technology, 2005..

[33]  Zaid Al-Ars,et al.  Functional memory faults: a formal notation and a taxonomy , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[34]  Jon M. Slaughter,et al.  The science and technology of magnetoresistive tunneling memory , 2002 .

[35]  R. Kho,et al.  An ASIC library granular DRAM macro with built-in self test , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[36]  Jen-Chieh Yeh,et al.  Flash memory built-in self-diagnosis with test mode control , 2005, 23rd IEEE VLSI Test Symposium (VTS'05).

[37]  Cheng-Wen Wu,et al.  Error catch and analysis for semiconductor memories using March tests , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).

[38]  Cheng-Wen Wu,et al.  Write Disturbance Modeling and Testing for MRAM , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[39]  H. Hoenigschmid,et al.  A 16-Mb MRAM featuring bootstrapped write drivers , 2005, IEEE Journal of Solid-State Circuits.

[40]  Cheng-Wen Wu,et al.  Diagnosis for MRAM write disturbance fault , 2007, 2007 IEEE International Test Conference.

[41]  V. K. Agarwal,et al.  Built-in self-diagnosis for repairable embedded RAMs , 1993, IEEE Design & Test of Computers.

[42]  D.D. Buss.  Technology in the Internet age , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).