论文信息 - A Segmented Data-Weighted-Averaging Technique

A Segmented Data-Weighted-Averaging Technique

This paper proposes a new dynamic element matching (DEM) technique, segmented date weighted averaging (SeDWA), for application in a multi-bit delta-sigma modulator (DSM). In SeDWA , the DAC elements are divided into several subsets with DWA applied in each set. This allows a simpler and faster implementation, and the selecting sequences for the DAC elements are more randomized than in conventional DWA. This reduces pattern tones, but still provides mismatch error shaping. In the simulated power spectra density (PSD), no in-band pattern tones were observed, and only a moderate rise of the noise floor. Therefore, higher spurious-free dynamic range (SFDR) was achieved. The implementation of SeDWA can be simpler and faster than that of conventional DWA, making it suitable for high-speed applications

Gabor C. Temes | Zhenyong Zhang

[1] R. Baird,et al. Linearity enhancement of multibit /spl Delta//spl Sigma/ A/D and D/A converters using data weighted averaging , 1995 .

[2] I. Fujimori,et al. A 90 dB SNR, 2.5 MHz output rate ADC using cascaded multibit /spl Delta//spl Sigma/ modulation at 8x oversampling ratio , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[3] W. Sansen,et al. A high-performance multibit /spl Delta//spl Sigma/ CMOS ADC , 2000, IEEE Journal of Solid-State Circuits.

[4] L. Longo,et al. A 90-dB SNR 2.5-MHz output-rate ADC using cascaded multibit delta-sigma modulation at 8/spl times/ oversampling ratio , 2000, IEEE Journal of Solid-State Circuits.

[5] Gabor C. Temes,et al. Split-set data weighted averaging , 2006 .

[6] Feng Chen,et al. A High Resolution Multibit Sigma-delta Modulator With Individual Level Averaging , 1994, Proceedings of 1994 IEEE Symposium on VLSI Circuits.