The Theory Underlying the Partitioning of Permutation Networks

The age of the microcomputer has made feasible large-scale multiprocessor systems. In order to use this parallel processing power in the form of a flexible multiple-SIMD (MSIMD) system, the interconnection network must be partitionable and dynamically reconfigurable. The theory underlying the partitioning of MSIMD system permutation networks into independent subnetworks is explored. Conditions for determining if a network can be partitioned into independent subnetworks and the ways in which it can be partitioned are presented. The use of the theory is demonstrated by applying it to the Cube, Illiac, PM2I, and Shuffle-Exchange SIMD machine interconnection networks. Both recirculating (single stage) and multistage network implementations are considered.

[1]  Marshall C. Pease,et al.  The Indirect Binary n-Cube Microprocessor Array , 1977, IEEE Transactions on Computers.

[2]  Ahmed Sameh,et al.  The Illiac IV system , 1972 .

[3]  Howard Jay Siegel,et al.  An emulator network for SIMD machine interconnection networks , 1979, ISCA '79.

[4]  Kenneth E. Batcher.  The Multidimensional Access Memory in STARAN , 1977, IEEE Transactions on Computers.

[5]  Duncan H. Lawrie,et al.  Access and Alignment of Data in an Array Processor , 1975, IEEE Transactions on Computers.

[6]  Howard Jay Siegel,et al.  A Model of SIMD Machines and a Comparison of Various Interconnection Networks , 1979, IEEE Transactions on Computers.

[7]  Richard M. Brown,et al.  The ILLIAC IV Computer , 1968, IEEE Transactions on Computers.

[8]  Tomás Lang,et al.  Interconnections Between Processors and Memory Modules Using the Shuffle-Exchange Network , 1976, IEEE Transactions on Computers.

[9]  Howard Jay Siegel,et al.  DESIGN AND ANALYSIS OF INTERCONNECTION NETWORKS FOR PARTITIONABLE PARALLEL PROCESSING SYSTEMS , 1979 .

[10]  Tse-Yun Feng,et al.  Data Manipulating Functions in Parallel Processors and Their Implementations , 1974, IEEE Transactions on Computers.

[11]  TOMAS LANG,et al.  A Shuffle-Exchange Network with Simplified Control , 1976, IEEE Transactions on Computers.

[12]  Howard Jay Siegel,et al.  Study of multistage SIMD interconnection networks , 1978, ISCA '78.

[13]  Kai Hwang,et al.  Resource Optimization of a Parallel Computer for Multiple Vector Processing , 1980, IEEE Transactions on Computers.

[14]  Robert J. McMillen,et al.  A survey of interconnection methods for reconfigurable parallel processing systems , 1899 .

[15]  Samuel E. Orcutt.  Implementation of Permutation Functions in Illiac IV-Type Computers , 1976, IEEE Transactions on Computers.

[16]  Howard Jay Siegel,et al.  Many SIMD interconnection networks have been proposed . To put the different approaches into perspective , this analysis compares a number of single-and multistage networks , 2022 .

[17]  Gary J. Nutt.  A Parallel Processor Operating System Comparison , 1977, IEEE Transactions on Software Engineering.

[18]  Lyal H. Bauer,et al.  Implementation of Data Manipulating Functions on the STARAN Associative Processor , 1974, Sagamore Computer Conference.

[19]  Howard Jay Siegel,et al.  Analysis Techniques for SIMD Machine Interconnection Networks and the Effects of Processor Address Masks , 1977, IEEE Transactions on Computers.

[20]  Harold S. Stone,et al.  Parallel Processing with the Perfect Shuffle , 1971, IEEE Transactions on Computers.

[21]  I. Herstein,et al.  Topics in algebra , 1964 .

[22]  Kenneth E. Batcher,et al.  The flip network in staran , 1976 .

[23]  G. Jack Lipovski.  On a Varistructured Array of Microprocessors , 1977, IEEE Transactions on Computers.

[24]  Howard Jay Siegel,et al.  PASM: A Partitionable SIMD/MIMD System for Image Processing and Pattern Recognition , 1981, IEEE Transactions on Computers.

[25]  Howard Jay Siegel,et al.  Control of a partitionable multimicroprocessor system , 1978 .

[26]  FAYÉ A. BRIGGS,et al.  PM4—A reconfigurable multiprocessor system for pattern recognition and image processing , 1979, 1979 International Workshop on Managing Requirements Knowledge (MARK).

[27]  Gary J. Nut.  Microprocessor Implementation of a Parallel Processor , 1977, ISCA.

[28]  Robert J. McMillen,et al.  MIMD machine communication using the augmented data manipulator network , 1980, ISCA '80.

[29]  G. Jack Lipovski,et al.  RECONFIGURABLE VARISTRUCTURE ARRAY PROCESSOR. , 2022 .

[30]  Michael J. Flynn,et al.  Very high-speed computing systems , 1966 .