Radiation-Hardened Memory Cell for Ultralow Power Space Applications

In this paper, a novel radiation hardened memory cell for low-voltage operation and ultralow power space applications is proposed, and named as RHDMC. By special layout design, RHDMC can not only tolerate single event upset, but also can mitigate single event multiple upsets. Compared with recently published low power memory cell for low-voltage operation, simulation results (not on experimental data) show that, at the expense of a 129.5% area overhead, the proposed memory cell can provide much lower power consumption during SEU occurrence. To make comparisons, access time and power are also investigated between our proposed memory and LA13T.

[1]  Soumitra Pal,et al.  Variation Tolerant Differential 8T SRAM Cell for Ultralow Power Applications , 2016, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  Xiaoxuan She,et al.  SET Tolerant Dynamic Logic , 2012, IEEE Transactions on Nuclear Science.

[3]  Bizhan Rashidian,et al.  Single event upset immune latch circuit design using C-element , 2011, 2011 9th IEEE International Conference on ASIC.

[4]  Sunil P. Khatri,et al.  Analysis and Design of Resilient VLSI Circuits: Mitigating Soft Errors and Process Variations , 2009 .

[5]  Li Chen,et al.  AN ultra low power fault tolerant SRAM design in 90nm CMOS , 2009, 2009 Canadian Conference on Electrical and Computer Engineering.

[6]  A.P. Chandrakasan,et al.  A 256 kb 65 nm 8T Subthreshold SRAM Employing Sense-Amplifier Redundancy , 2008, IEEE Journal of Solid-State Circuits.

[7]  B.L. Bhuva,et al.  Charge Collection and Charge Sharing in a 130 nm CMOS Technology , 2006, IEEE Transactions on Nuclear Science.

[8]  G. C. Messenger,et al.  Collection of Charge on Junction Nodes from Ion Tracks , 1982, IEEE Transactions on Nuclear Science.

[9]  Xiaoxuan She,et al.  SEU Tolerant Latch Based on Error Detection , 2012, IEEE Transactions on Nuclear Science.

[10]  Fabrizio Lombardi,et al.  Design and Analysis of Single-Event Tolerant Slave Latches for Enhanced Scan Delay Testing , 2014, IEEE Transactions on Device and Materials Reliability.

[11]  Kartik Mohanram,et al.  Gate sizing to radiation harden combinational logic , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[12]  Alexander Fish,et al.  A Low-Voltage Radiation-Hardened 13T SRAM Bitcell for Ultralow Power Space Applications , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[13]  Selahattin Sayil,et al.  Single-Event Soft Errors in CMOS Logic , 2012, IEEE Potentials.

[14]  Sunil P. Khatri,et al.  A novel, highly SEU tolerant digital circuit design approach , 2008, 2008 IEEE International Conference on Computer Design.

[15]  Lloyd W. Massengill,et al.  Basic mechanisms and modeling of single-event upset in digital microelectronics , 2003 .

[16]  A. Fish,et al.  Digital subthreshold logic design - motivation and challenges , 2008, 2008 IEEE 25th Convention of Electrical and Electronics Engineers in Israel.

[17]  Soumitra Pal,et al.  9-T SRAM Cell for Reliable Ultralow-Power Applications and Solving Multibit Soft-Error Issue , 2016, IEEE Transactions on Device and Materials Reliability.

[18]  Tianqi Wang,et al.  A 13T radiation-hardened memory cell for low-voltage operation and ultra-low power space applications , 2017, 2017 18th International Symposium on Quality Electronic Design (ISQED).

[19]  Hideo Ito,et al.  Construction of SEU Tolerant Flip-Flops Allowing Enhanced Scan Delay Fault Testing , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[20]  Maitham Shams,et al.  Single-ended 6T sub-threshold SRAM with horizontal local bit-lines , 2015, 2015 IEEE 58th International Midwest Symposium on Circuits and Systems (MWSCAS).