Overview of CCD memory

This paper summarizes the status and potential of charge-coupled device (CCD) memories. Cost-performance tradeoffs for serial memories are reviewed, and the CCD chip organizations for slow and fast access systems are discussed. Comparisons are made between CCD and MOS random access memory (RAM) chips on the basis of cell area, support circuits, cell operation, and technology.

[1]  A.M. Mohsen,et al.  A 64-kbit block addressed charge-coupled memory , 1976, IEEE Journal of Solid-State Circuits.

[2]  S. Rosenbaum,et al.  A 16384-bit high-density CCD memory , 1976, IEEE Journal of Solid-State Circuits.

[3]  N. A. Patrin,et al.  Performance of very high density charge coupled devices , 1973 .

[4]  L. G. Heller,et al.  High sensitivity charge-transfer sense amplifier , 1975 .

[5]  Dennis D. Buss,et al.  CCD memory options , 1973 .

[6]  K. U. Stein,et al.  A 1-mil/SUP 2/ single-transistor memory cell in n silicon-gate technology , 1973 .

[7]  R. C. Foss,et al.  Peripheral circuits for one-transistor cell MOS RAM's , 1975 .

[8]  S. Chou.  Design of a 16384-bit serial charge-coupled memory device , 1976 .

[9]  M.R. Guidry,et al.  A CCD line addressable random-access memory (LARAM) , 1975, IEEE Journal of Solid-State Circuits.

[10]  R. Pierret,et al.  Thermal carrier generation in charge-coupled devices , 1975, IEEE Transactions on Electron Devices.

[11]  A.V. Pohm,et al.  Cost/performance perspectives of paging with electronic and electromechanical backing stores , 1975, Proceedings of the IEEE.

[12]  A. Renninger,et al.  A 16K dynamic RAM , 1976, 1976 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[13]  Yeong Lin,et al.  Cost-performance evaluation of memory hierarchies , 1972 .

[14]  K. Hoffmann,et al.  Continuously charge-coupled random-access memory (C3RAM) , 1976, 1976 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.