A modified low power auto-adaptation unit for reconfigurable analog to digital converter in wireless applications

In the present work, a modified auto-adaptation unit is presented for switching between different wireless standards. The adaptation unit provides an architectural level flexibility to reconfigure the resolution of the analog to digital converter, irrespective of the converter circuit. The adaptation unit generates control bits that give the measure of the input wireless standard and provide the reconfigurable ADC, an ability to work on different modes. The paper utilizes the autoadaptation concept in the area of wireless applications for GSM, WCDMA and WLAN standards with band limited to 10MHz. The power consumption for the modified circuit is 106.4μW. The simulative analysis has been carried out for 180nm technology node using Cadence EDA tools.

[1]  Mohamad Sawan,et al.  New frequency-locked loop based on CMOS frequency-to-voltage converter: design and implementation , 2001 .

[2]  Shin Min Kang,et al.  CMOS Digital Integrated Cir-cuits: Analysis and Design , 2002 .

[3]  G. Gielen,et al.  Reconfigurable front-end architectures and A/D converters for flexible wireless transceivers for 4G radios , 2005, 2005 IEEE 7th CAS Symposium on Emerging Technologies: Circuits and Systems for 4G Mobile Wireless Communications.

[4]  M. Anderson,et al.  A reconfigurable pipelined ADC in 0.18 /spl mu/m CMOS , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Circuits, 2005..

[5]  Mohamad Sawan,et al.  High performance integrated CMOS frequency-to-voltage converter , 1998, Proceedings of the Tenth International Conference on Microelectronics (Cat. No.98EX186).

[6]  Ifana Mahbub,et al.  A low power auto-reconfigurable pipelined ADC for implantable biomedical applications , 2013, 2013 IEEE SENSORS.

[7]  Phillip E Allen,et al.  CMOS Analog Circuit Design , 1987 .

[8]  Behzad Razavi,et al.  Design Considerations for Interleaved ADCs , 2013, IEEE Journal of Solid-State Circuits.

[9]  Kush Gulati,et al.  A low-power reconfigurable analog-to-digital converter , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[10]  Tughrul Arslan,et al.  ASIC Design of an Adaptive Control Unit for Reconfigurable Analog-to-Digital Converters , 2010, 2010 IEEE Computer Society Annual Symposium on VLSI.

[11]  R. Castello,et al.  A 6-10 bits Reconfigurable 20MS/s Digitally Enhanced Pipelined ADC for Multi-Standard Wireless Terminals , 2006, 2006 Proceedings of the 32nd European Solid-State Circuits Conference.

[12]  Behzad Razavi,et al.  Principles of data conversion system design / Behzad Razavi , 1995 .

[13]  Tughrul Arslan,et al.  An adaptive algorithm for reconfigurable analog-to-digital converters , 2010, 2010 NASA/ESA Conference on Adaptive Hardware and Systems.