A Power Efficient Test Data Compression Method for SoC using Alternating Statistical Run-Length Coding

A power efficient System-on-a-Chip test data compression method using alternating statistical run-length coding is proposed. To effectively reduce test power dissipation, the test set is firstly preprocessed by 2D reordering scheme. To further improve the compression ratio, 4 m partitioning of the runs and a smart filling of the don’t care bits provide the nice results, and alternating statistical run-length coding scheme is developed to encode the preprocessed test set. In addition, a simple decoder is obtained which consumed a little area overhead. The benchmark circuits verify the proposed power efficient coding method well. Experimental results show it obtains a high compression ratio, low scan-in test power dissipation and little extra area overhead during System-on-a-Chip scan testing.

[1]  Nur A. Touba,et al.  LFSR-Reseeding Scheme Achieving Low-Power Dissipation During Test , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  Nur A. Touba,et al.  An efficient test vector compression scheme using selective Huffman coding , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  Wenfa Zhan,et al.  A new scheme of test data compression based on equal-run-length coding (ERLC) , 2012, Integr..

[4]  Janusz Rajski,et al.  Low-Power Scan Operation in Test Compression Environment , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  Bashir M. Al-Hashimi,et al.  Scan architecture with mutually exclusive scan segment activation for shift- and capture-power reduction , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  Aiman H. El-Maleh.  Test data compression for system-on-a-chip using extended frequency-directed run-length code , 2008, IET Comput. Digit. Tech..

[7]  Kun Guo,et al.  A Power Efficient BIST TPG Method on Don’t Care Bit Based 2-D Adjusting and Hamming Distance Based 2-D Reordering , 2015, J. Electron. Test..

[8]  J. Raja Paul Perinbam,et al.  Enhancement of test data compression with multistage encoding , 2014, Integr..

[9]  Emmanouil Kalligeros,et al.  Optimal Selective Huffman Coding for Test-Data Compression , 2007, IEEE Transactions on Computers.

[10]  Nur A. Touba,et al.  Survey of Test Vector Compression Techniques , 2006, IEEE Design & Test of Computers.

[11]  Lung-Jen Lee,et al.  2n Pattern run-length for test data compression , 2010, 2010 International Computer Symposium (ICS2010).

[12]  Bashir M. Al-Hashimi,et al.  Simultaneous reduction in volume of test data and power dissipation for systems-on-a-chip , 2001 .

[13]  Bashir M. Al-Hashimi,et al.  Improving Compression Ratio, Area Overhead, and Test Application Time for System-on-a-Chip Test Data Compression/Decompression , 2002, DATE.

[14]  Krishnendu Chakrabarty,et al.  A unified approach to reduce SOC test data volume, scan power and testing time , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[15]  Lung-Jen Lee,et al.  Test Data Compression Using Multi-dimensional Pattern Run-length Codes , 2010, J. Electron. Test..

[16]  Krishnendu Chakrabarty,et al.  Combining low-power scan testing and test data compression for system-on-a-chip , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[17]  Wenfa Zhan,et al.  A new collaborative scheme of test vector compression based on equal-run-length coding (ERLC) , 2009, 2009 13th International Conference on Computer Supported Cooperative Work in Design.

[18]  Xrysovalantis Kavousianos,et al.  High-Quality Statistical Test Compression With Narrow ATE Interface , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[19]  Krishnendu Chakrabarty,et al.  Test Data Compression and Test Resource Partitioning for System-on-a-Chip Using Frequency-Directed Run-Length (FDR) Codes , 2003, IEEE Trans. Computers.

[20]  Kun Guo,et al.  A Power Efficient Test Data Compression Method on Count Compatible PRL Coding , 2015, J. Circuits Syst. Comput..

[21]  Mark Mohammad Tehranipoor,et al.  Nine-coded compression technique for testing embedded cores in SoCs , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[22]  Lung-Jen Lee,et al.  $2^{n}$ Pattern Run-Length for Test Data Compression , 2012, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[23]  P. T. Gonciari,et al.  Improving compression ratio, area overhead, and test application time for system-on-a-chip test data compression/decompression , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.

[24]  Kun Guo,et al.  Test Data Compression for System-on-a-Chip using Count Compatible Pattern Run-Length Coding , 2014, J. Electron. Test..

[25]  A. Chandra,et al.  Reduction of SOC test data volume, scan power and testing time using alternating run-length codes , 2002, Proceedings 2002 Design Automation Conference (IEEE Cat. No.02CH37324).

[26]  Tie-Bin Wu,et al.  Efficient Test Compression Technique for SoC Based on Block Merging and Eight Coding , 2013, J. Electron. Test..

[27]  Xiaoyu Ruan,et al.  An efficient data-independent technique for compressing test vectors in systems-on-a-chip , 2006, IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI'06).

[28]  Bashir M. Al-Hashimi,et al.  Variable-length input Huffman coding for system-on-a-chip test , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[29]  Aiman H. El-Maleh,et al.  Efficient test compression technique based on block merging , 2008, IET Comput. Digit. Tech..

[30]  Mehrdad Nourani,et al.  RL-huffman encoding for test compression and power reduction in scan applications , 2005, TODE.