Analysis and implementation of resource efficient probabilistic Gallager B LDPC decoder

Low-Density-Parity-Check (LDPC) codes have gained popularity in communication systems and standards due to their capacity-approaching error-correction performance. In this paper, we first expose the tradeoff between decoding performance and hardware performance across three LDPC hard-decision decoding algorithms: Gallager B (GaB), Gradient Descent Bit Flipping (GDBF), and Probabilistic Gradient Descent Bit Flipping (PGDBF). We show that GaB architecture delivers the best throughput while using fewest Field Programmable Gate Array (FPGA) resources, however performs the worst in terms of decoding performance. We then modify the GaB architecture, introduce a new Probabilistic stimulation function (PGaB), and achieve dramatic decoding performance improvement over the GaB, exceeding the performance of GDBF, without sacrificing its superior maximum operating frequency.

[1]  Mohamad Sawan,et al.  Controlled start-up stochastic decoding of LDPC codes , 2013, 2013 IEEE 11th International New Circuits and Systems Conference (NEWCAS).

[2]  Robert G. Gallager,et al.  Low-density parity-check codes , 1962, IRE Trans. Inf. Theory.

[3]  Hideki Imai,et al.  Reduced complexity iterative decoding of low-density parity check codes based on belief propagation , 1999, IEEE Trans. Commun..

[4]  Aaas News,et al.  Book Reviews , 1893, Buffalo Medical and Surgical Journal.

[5]  Shie Mannor,et al.  Dithered Belief Propagation Decoding , 2012, IEEE Transactions on Communications.

[6]  Rüdiger L. Urbanke,et al.  Capacity-achieving ensembles for the binary erasure channel with bounded complexity , 2004, International Symposium onInformation Theory, 2004. ISIT 2004. Proceedings..

[7]  Emmanuel Boutillon,et al.  Design of a GF(64)-LDPC Decoder Based on the EMS Algorithm , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  T. Wadayama,et al.  Gradient descent bit flipping algorithms for decoding LDPC codes , 2008, ISITA 2008.

[9]  David Declercq,et al.  FPGA design of high throughput LDPC decoder based on imprecise Offset Min-Sum decoding , 2015, 2015 IEEE 13th International New Circuits and Systems Conference (NEWCAS).

[10]  Matthieu Arzel,et al.  Design and FPGA implementation of stochastic turbo decoder , 2011, 2011 IEEE 9th International New Circuits and systems conference.

[11]  Bane V. Vasic,et al.  Fault-Tolerant Probabilistic Gradient-Descent Bit Flipping Decoder , 2014, IEEE Communications Letters.

[12]  David Declercq,et al.  Efficient Hardware Implementation of Probabilistic Gradient Descent Bit-Flipping , 2017, IEEE Transactions on Circuits and Systems I: Regular Papers.

[13]  Bane V. Vasic,et al.  Error Errore Eicitur: A Stochastic Resonance Paradigm for Reliable Storage of Information on Unreliable Media , 2016, IEEE Transactions on Communications.

[14]  David Declercq,et al.  Approaching maximum likelihood performance of LDPC codes by stochastic resonance in noisy iterative decoders , 2016, 2016 Information Theory and Applications Workshop (ITA).

[15]  Shie Mannor,et al.  Stochastic Chase Decoding of Reed-Solomon Codes , 2010, IEEE Communications Letters.

[16]  Paul Fortier,et al.  An encoder/decoder with throughput over Gigabits/sec for rate-compatible LDPC codes with wide code rates , 2014, 2014 IEEE 12th International New Circuits and Systems Conference (NEWCAS).

[17]  David Declercq,et al.  Efficient realization of probabilistic gradient descent bit flipping decoders , 2015, 2015 IEEE International Symposium on Circuits and Systems (ISCAS).