Pole and zero sensitivity calculation in asymptotic waveform evaluation

Asymptotic waveform evaluation (AWE) is a new method for approximating the behavior of linear(ized) circuits in either the time or the frequency domain in terms of a dominant pole/zero approximation. An efficient method for calculating the sensitivities of the poles and zeros found by AWE has been developed. Using the adjoint sensitivity method, it is possible to inexpensively compute the sensitivities of the poles and zeros with respect to all circuit parameters, as well as to suppressed circuit parasitics. The sensitivities of the approximate poles and zeros found by AWE show excellent correlation with those of the real circuit and provide useful information in both the time and the frequency domain. >

[1]  H. Padé.  Sur la représentation approchée d'une fonction par des fractions rationnelles , 1892 .

[2]  Kishore Singhal,et al.  Computer Methods for Circuit Analysis and Design , 1983 .

[3]  W. C. Elmore.  The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers , 1948 .

[4]  S. Haley,et al.  The generalized eigenproblem: pole-zero computation , 1988, Proceedings of the IEEE.

[5]  E. Kuh,et al.  The state-variable approach to network analysis , 1965 .

[6]  Robert G. Meyer,et al.  Analysis and Design of Analog Integrated Circuits , 1993 .

[7]  Lawrence T. Pileggi,et al.  Asymptotic waveform evaluation for timing analysis , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  R. Rohrer.  The Generalized Adjoint Network and Network Sensitivities , 1969 .

[9]  Rob A. Rutenbar,et al.  Analog circuit synthesis for performance in OASYS , 1988, ICCAD 1988.

[10]  C.-J. Shi,et al.  Analysis, sensitivity and macromodelling of the Elmore delay in linear networks for performance-driven VLSI design , 1993 .

[11]  Jirí Vlach,et al.  Group delay as an estimate of delay in logic , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  Vivek Raghavan,et al.  AWEsim: a program for the efficient analysis of linear(ized) circuits , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[13]  Mark Horowitz,et al.  Signal Delay in RC Tree Networks , 1983, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..