Photonic Simulation and Design Space

As discussed in the previous chapter, the progress in silicon photonics research has enabled the physical demonstration of all the devices that are necessary to build extremely high-bandwidth density and energy-efficient links for on-chip and off-chip communications. Photonic network design, however, requires a major paradigm shift from traditional network design due to the fundamental differences in how electronics and photonics operate. Consequently, new modeling and analysis methods must be employed to realize a chip-scale photonic interconnection network. This chapter describes a methodology and a supporting computer-aided design (CAD) environment to model the basic photonic devices, to combine them to realize photonic network architectures, and to analyze the physical-layer and system-level performance properties of these networks.

[1]  Ian O'Connor,et al.  Heterogeneous modelling of an optical network-on-chip with SystemC , 2005, 16th IEEE International Workshop on Rapid System Prototyping (RSP'05).

[2]  Dennis Derickson,et al.  Fiber optic test and measurement , 1998 .

[3]  Benjamin G. Lee,et al.  All-Optical Comb Switch for Multiwavelength Message Routing in Silicon Photonic Networks , 2008, IEEE Photonics Technology Letters.

[4]  F. Xia,et al.  High-throughput silicon nanophotonic wavelength-insensitive switch for on-chip optical networks , 2008 .

[5]  W. Elsässer,et al.  Intensity noise properties of quantum cascade lasers. , 2005, Optics express.

[6]  David Z. Pan,et al.  OIL: a nano-photonics optical interconnect library for a new photonic networks-on-chip architecture , 2009, SLIP '09.

[7]  Luca P. Carloni,et al.  Physical-Layer Modeling and System-Level Design of Chip-Scale Photonic Interconnection Networks , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[8]  Ahmed Louri,et al.  Optisim: A System Simulation Methodology for Optically Interconnected HPC Systems , 2008, IEEE Micro.

[9]  Sharad Malik,et al.  Orion: a power-performance simulator for interconnection networks , 2002, 35th Annual IEEE/ACM International Symposium on Microarchitecture, 2002. (MICRO-35). Proceedings..

[10]  Daniel M. Kuchta,et al.  Design of optical communications data links , 2003, IBM J. Res. Dev..

[11]  E. R. Thoen,et al.  Ultra-compact Si-SiO2 microring resonator optical channel dropping filters , 1998, IEEE Photonics Technology Letters.

[12]  Kevin Skadron,et al.  HotSpot: a compact thermal modeling methodology for early-stage VLSI design , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[13]  Ian O'Connor,et al.  Systematic Simulation-Based Predictive Synthesis of Integrated Optical Interconnect , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[14]  Jung Ho Ahn,et al.  Corona: System Implications of Emerging Nanophotonic Technology , 2008, 2008 International Symposium on Computer Architecture.

[15]  Gilbert Hendry,et al.  Architectural Exploration of Chip-Scale Photonic Interconnection Network Designs Using Physical-Layer Analysis , 2010, Journal of Lightwave Technology.

[16]  Qianfan Xu,et al.  12.5 Gbit/s carrier-injection-based silicon micro-ring silicon modulators. , 2007, Optics express.

[17]  Luca P. Carloni,et al.  Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors , 2008, IEEE Transactions on Computers.

[18]  Aamer Jaleel,et al.  DRAMsim: a memory system simulator , 2005, CARN.

[19]  Leonid Oliker,et al.  Analysis of photonic networks for a chip multiprocessor using scientific applications , 2009, 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip.

[20]  Hui-Wen Chen,et al.  High speed hybrid silicon evanescent Mach-Zehnder modulator and switch. , 2008, Optics express.

[21]  M. Lipson,et al.  All-optical compact silicon comb switch. , 2007, Optics express.

[22]  Large effective index and low bend loss in SOI optical waveguides , 2001, Technical Digest. CLEO/Pacific Rim 2001. 4th Pacific Rim Conference on Lasers and Electro-Optics (Cat. No.01TH8557).

[23]  S. Assefa,et al.  CMOS-integrated 40GHz germanium waveguide photodetector for on-chip optical interconnects , 2009, 2009 Conference on Optical Fiber Communication - incudes post deadline papers.

[24]  P. Crozat,et al.  42 GHz p.i.n Germanium photodetector integrated in a silicon-on-insulator waveguide. , 2009, Optics express.

[25]  Kevin Skadron,et al.  Temperature-aware microarchitecture: Modeling and implementation , 2004, TACO.

[26]  Luca P. Carloni,et al.  VANDAL: A tool for the design specification of nanophotonic networks , 2011, 2011 Design, Automation & Test in Europe.

[27]  A. Varga,et al.  THE OMNET++ DISCRETE EVENT SIMULATION SYSTEM , 2003 .

[28]  Sung Kyu Lim,et al.  Optical Routing for 3D System-On-Package , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[29]  P. Dumon,et al.  Low-loss, low-cross-talk crossings for silicon-on-insulator nanophotonic waveguides. , 2007, Optics letters.