A bench-level test is being developed to evaluate memory-cell upsets in a test SRAM designed with a cell offset voltage. This offset voltage controls the critical charge needed to upset the cell. The effect is demonstrated using a specially designed 2- mu m n-well CMOS 4-kb test SRAM and a Po-208 5.1-MeV 0.61-LET alpha-particle source. This test SRAM has been made sensitive to alpha particles through the use of a cell offset voltage, and this has allowed a bench-level characterization in a laboratory setting. The experimental data are linked to a alpha-particle interaction physics and to SPICE circuit simulations through the alpha-particle collection depth. The collection depth is determined by two methods and found to be about 7 mu m. In addition, alpha particles that struck outside the bloated drain were able to flip the SRAM cells. This lateral charge collection was observed to be more than 6 mu m. >
[1]
J. C. Pickel,et al.
CMOS RAM Cosmic-Ray-Induced-Error-Rate Analysis
,
1981,
IEEE Transactions on Nuclear Science.
[2]
A. B. Campbell,et al.
Charge collection from focussed picosecond laser pulses
,
1988
.
[3]
W. R. Eisenstadt,et al.
CMOS VLSI single event transient characterization
,
1989
.
[4]
R. R. O'Brien,et al.
Dynamics of Charge Collection from Alpha-Particle Tracks in Integrated Circuits
,
1981,
19th International Reliability Physics Symposium.
[5]
W. D. Raburn,et al.
Comparison of threshold transient upset levels induced by flash X-rays and pulsed lasers
,
1988
.