Low-Voltage, Low-Phase-Noise Ring Voltage-Controlled Oscillator Using 1/ f-Noise Reduction Techniques

To improve the phase noise of a ring voltage-controlled oscillator (VCO), we describe two 1/ f-noise reduction techniques, which are a switched bias circuit (SBC) and a current source (CS) operating in the triode region. The ring VCO utilizing the 1/ f-noise reduction techniques was fabricated by 0.18-µm complementary metal–oxide–semiconductor (CMOS) technology, and it achieved 1 GHz oscillation, -68 dBc/Hz at a 100 kHz offset, and 710 µW power dissipation using a 1 V power supply. The proposed SBC and the CS operating in the triode region reduced the phase noise of the ring VCO by 3 and 7 dB, respectively. A phase-locked loop (PLL) implemented by the proposed ring VCO achieved 1 GHz oscillation, a -171 dBc/Hz figure of merit (FOM), and 1.2 mW power dissipation at a supply voltage of 1 V.

[1]  T.H. Lee,et al.  Oscillator phase noise: a tutorial , 1999, IEEE Journal of Solid-State Circuits.

[2]  E. Klumperink,et al.  Reducing MOSFET 1/f noise and power consumption by switched biasing , 1999, IEEE Journal of Solid-State Circuits.

[3]  Shen-Iuan Liu,et al.  Fast-switching frequency synthesizer with a discriminator-aided phase detector , 2000, IEEE Journal of Solid-State Circuits.

[4]  Behzad Razavi,et al.  A study of phase noise in CMOS oscillators , 1996, IEEE J. Solid State Circuits.

[5]  Zhinian Shu,et al.  A 2.4-GHz ring-oscillator-based CMOS frequency synthesizer with a fractional divider dual-PLL architecture , 2004, IEEE Journal of Solid-State Circuits.

[6]  Kiat Seng Yeo,et al.  RF CMOS low-phase-noise LC oscillator through memory reduction tail transistor , 2004, IEEE Trans. Circuits Syst. II Express Briefs.