Full scan testing of handshake circuits

applied science division of NWO and the technology programme of the Ministry of Economic Affairs in the Netherlands. No part of this work may be reproduced by print, photocopy or any other means without the permission in writing from the publisher. Dit proefschrift is goedgekeurd door de promotoren

[1]  Luis A. Plana,et al.  Architectural optimization for low-power nonpipelined asynchronous systems , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[2]  M. J. Howes,et al.  Reliability and degradation : semiconductor devices and circuits , 1981 .

[3]  Sreejit Chakravarty,et al.  Introduction to ID̳D̳Q̳ testing , 1997 .

[4]  Ivan E. Sutherland,et al.  Micropipelines , 1989, Commun. ACM.

[5]  J. Segura,et al.  A detailed analysis of CMOS SRAM's with gate oxide short defects , 1997 .

[6]  Marly Roncken,et al.  Linear Test Times for Delay-Insensitive Circuits: a Compilation Strategy , 1993, Asynchronous Design Methodologies.

[7]  K.-T. Cheng,et al.  A Partial Scan Method for Sequential Circuits with Feedback , 1990, IEEE Trans. Computers.

[8]  Joan Figueras,et al.  On estimating bounds of the quiescent current for I/sub DDQ/ testing , 1996, Proceedings of 14th VLSI Test Symposium.

[9]  Eby G. Friedman,et al.  System Timing , 2000, The VLSI Handbook.

[10]  Prabhakar Goel,et al.  An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits , 1981, IEEE Transactions on Computers.

[11]  Antonio Cantoni,et al.  On the Unavoidability of Metastable Behavior in Digital Systems , 1987, IEEE Transactions on Computers.

[12]  Ad M. G. Peeters,et al.  An asynchronous low-power 80C51 microcontroller , 1998, Proceedings Fourth International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[13]  Vishwani D. Agrawal,et al.  Essentials of electronic testing for digital, memory, and mixed-signal VLSI circuits [Book Review] , 2000, IEEE Circuits and Devices Magazine.

[14]  裕幸 飯田,et al.  International Technology Roadmap for Semiconductors 2003の要求清浄度について － シリコンウエハ表面と雰囲気環境に要求される清浄度, 分析方法の現状について － , 2004 .

[15]  Volker Schöber,et al.  An asynchronous scan path concept for micropipelines using the bundled data convention , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[16]  Hans G. Kerkhoff,et al.  Automatic scan insertion and test generation for asynchronous circuits , 2002, Proceedings. International Test Conference.

[17]  Ad M. G. Peeters,et al.  Single-rail handshake circuits , 1995, Proceedings Second Working Conference on Asynchronous Design Methodologies.

[18]  Erik Brunvand,et al.  Testing micropipelines , 1994, Proceedings of 1994 IEEE Symposium on Advanced Research in Asynchronous Circuits and Systems.

[19]  Charles F. Hawkins,et al.  IDDQ Testing of VLSI Circuits , 1993, Springer US.

[20]  Thomas W. Williams,et al.  A logic design structure for LSI testability , 1977, DAC '77.

[21]  David Harris,et al.  Skew-Tolerant Circuit Design , 2000 .

[22]  Mark B. Josephs,et al.  Sequencer circuits for VLSI programming , 1995, Proceedings Second Working Conference on Asynchronous Design Methodologies.

[23]  Ran Ginosar,et al.  Self-timed is self-checking , 1995, J. Electron. Test..

[24]  Sumit DasGupta,et al.  A Variation of LSSD and Its Implications on Design and Test Pattern Generation in VLSI , 1982, ITC.

[25]  J. Paul Roth,et al.  Programmed Algorithms to Compute Tests to Detect and Distinguish Between Failures in Logic Circuits , 1967, IEEE Trans. Electron. Comput..

[26]  Peter C. Maxwell,et al.  Comparing functional and structural tests , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[27]  Rik van de Wiel.  High-level test evaluation of asynchronous circuits , 1995, ASYNC.

[28]  Kees van Berkel,et al.  Handshake Circuits: An Asynchronous Architecture for VLSI Programming , 1993 .

[29]  Alain J. Martin.  Programming in VLSI: from communicating processes to delay-insensitive circuits , 1991 .

[30]  Stephen B. Furber,et al.  Scan testing of micropipelines , 1995, Proceedings 13th IEEE VLSI Test Symposium.

[31]  James B. Angell,et al.  Enhancing Testability of Large-Scale Integrated Circuits via Test Points and Additional Logic , 1973, IEEE Transactions on Computers.

[33]  Marly Roncken,et al.  A fully asynchronous low-power error corrector for the DCC player , 1994 .

[34]  Marly Roncken,et al.  Test quality of asynchronous circuits: a defect-oriented evaluation , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[35]  Richard D. Eldred.  Test Routines Based on Symbolic Logical Statements , 1959, JACM.

[36]  Marly Roncken,et al.  Partial scan test for asynchronous circuits illustrated on a DCC error corrector , 1994, Proceedings of 1994 IEEE Symposium on Advanced Research in Asynchronous Circuits and Systems.

[37]  Hans G. Kerkhoff,et al.  Synchronous Full-Scan for Asynchronous Handshake Circuits , 2003, J. Electron. Test..

[38]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .

[39]  Tony Ambler,et al.  Economics of electronic design, manufacture, and test , 1994 .

[40]  Charles F. Hawkins,et al.  IDDQ testing: A review , 1992, J. Electron. Test..

[41]  Alian J. Martin,et al.  Testing delay-insensitive circuits , 1991 .

[42]  Hideo Fujiwara,et al.  On the Acceleration of Test Generation Algorithms , 1983, IEEE Transactions on Computers.

[43]  Luciano Lavagno,et al.  Testing redundant asynchronous circuits by variable phase splitting , 1994, EURO-DAC '94.

[44]  Hans G. Kerkhoff,et al.  Tackling test trade-offs from design, manufacturing to market using economic modeling , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[45]  J. P. Roth,et al.  Techniques for the diagnosis of switching circuit failures , 1964, IEEE Transactions on Communication and Electronics.

[46]  Chin-Long Wey,et al.  A scan design for asynchronous sequential logic circuits using SR-latches , 1993, Proceedings of 36th Midwest Symposium on Circuits and Systems.

[47]  M. Lousberg,et al.  The role of test protocols in testing embedded-core-based system ICs , 1999, European Test Workshop 1999 (Cat. No.PR00390).

[48]  Ad M. G. Peeters,et al.  Applying asynchronous circuits in contactless smart cards , 2000, Proceedings Sixth International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2000) (Cat. No. PR00586).

[49]  Paul Tafertshofer,et al.  A SAT-based implication engine for efficient ATPG, equivalence checking, and optimization of netlists , 1997, 1997 Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[50]  Ad M. G. Peeters,et al.  Adding synchronous and LSSD modes to asynchronous circuits , 2002, Proceedings Eighth International Symposium on Asynchronous Circuits and Systems.

[51]  Marly Roncken,et al.  The VLSI-programming language Tangram and its translation into handshake circuits , 1991, Proceedings of the European Conference on Design Automation..

[52]  Alain J. Martin.  The limitations to delay-insensitivity in asynchronous circuits , 1990 .

[53]  Kees van Berkel.  Beware the isochronic fork , 1992, Integr..

[54]  Gaetano Borriello,et al.  Testing asynchronous circuits: A survey , 1995, Integr..

[55]  Yashwant K. Malaiya,et al.  Bridging faults and IDDQ testing , 1992 .

[56]  Toshihiro Arima,et al.  Test generation systems in Japan , 1975, DAC '75.

[57]  Steven M. Nowick,et al.  Scanning the Technology Applications of Asynchronous Circuits , 1999 .

[58]  Yervant Zorian,et al.  On using IEEE P1500 SECT for test plug-n-play , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[59]  Marly Roncken.  Defect-oriented testability for asynchronous ICs , 1999 .

[60]  Marly Roncken,et al.  Optimal scan for pipelined testing: an asynchronous foundation , 1996, Proceedings International Test Conference 1996. Test and Design Validity.