Essential Physics of the OFF-State Current in Nanoscale MOSFETs and Tunnel FETs

We present a study about of the essential physical elements governing the OFF-state current in MOSFETs and tunnel FETs at truly nanoscale dimensions. By combining semianalytical models and full-quantum self-consistent simulations, we discuss the physical mechanisms responsible of the minimum OFF-current and of the ambipolarity of the current transfer characteristics. Moreover, we revisit the applicability of the natural transistor length as a metric for the short-channel effects and assess the tunnel FETs potential to provide subthreshold swings below 60 mV/decade and better than their MOSFET counterparts for gate lengths approaching 10 nm.

[1]  Adrian M. Ionescu,et al.  Tunnel field-effect transistors as energy-efficient electronic switches , 2011, Nature.

[2]  Jean-Pierre Colinge,et al.  Multiple-gate SOI MOSFETs , 2004 .

[3]  D. Esseni,et al.  Design options for hetero-junction tunnel FETs with high on current and steep sub-threshold voltage slope , 2013, 2013 IEEE International Electron Devices Meeting.

[4]  J. D. del Alamo.  Nanometre-scale electronics with III-V compound semiconductors. , 2011, Nature.

[5]  Qin Zhang,et al.  Low-Voltage Tunnel Transistors for Beyond CMOS Logic , 2010, Proceedings of the IEEE.

[6]  G. Dewey,et al.  III–V field effect transistors for future ultra-low power applications , 2012, 2012 Symposium on VLSI Technology (VLSIT).

[7]  H. Flietner,et al.  The E(k) Relation for a Two‐Band Scheme of Semiconductors and the Application to the Metal‐Semiconductor Contact , 1972 .

[8]  Ru Huang,et al.  Insight Into Gate-Induced Drain Leakage in Silicon Nanowire Transistors , 2015, IEEE Transactions on Electron Devices.

[9]  Jean-Pierre Colinge,et al.  Device design guidelines for nano-scale MuGFETs , 2007 .

[10]  A. Ionescu,et al.  Understanding the Superlinear Onset of Tunnel-FET Output Characteristic , 2012, IEEE Electron Device Letters.

[11]  K. F. Lee,et al.  Scaling the Si MOSFET: from bulk to SOI to bulk , 1992 .

[12]  E. Yablonovitch,et al.  Band-Edge Steepness Obtained From Esaki/Backward Diode Current–Voltage Characteristics , 2014, IEEE Transactions on Electron Devices.

[13]  S. Datta.  Quantum Transport: Atom to Transistor , 2004 .

[14]  Jerry R. Meyer,et al.  Band parameters for III–V compound semiconductors and their alloys , 2001 .

[15]  L. Selmi,et al.  Strain-Induced Performance Improvements in InAs Nanowire Tunnel FETs , 2012, IEEE Transactions on Electron Devices.

[16]  A. Seabaugh,et al.  Novel gate-recessed vertical InAs/GaSb TFETs with record high ION of 180 μA/μm at VDS = 0.5 V , 2012, 2012 International Electron Devices Meeting.

[17]  M. Luisier,et al.  Simulation of nanowire tunneling transistors: From the Wentzel–Kramers–Brillouin approximation to full-band phonon-assisted tunneling , 2010 .

[18]  T. Bahder.  Eight-bandk⋅pmodel of strained zinc-blende crystals , 1990 .

[19]  D. Esseni,et al.  Interface Traps in InAs Nanowire Tunnel-FETs and MOSFETs—Part I: Model Description and Single Trap Analysis in Tunnel-FETs , 2013, IEEE Transactions on Electron Devices.

[20]  A. Seabaugh,et al.  Optimum Bandgap and Supply Voltage in Tunnel FETs , 2014, IEEE Transactions on Electron Devices.

[21]  Mark Y. Liu,et al.  A 14nm logic technology featuring 2nd-generation FinFET, air-gapped interconnects, self-aligned double patterning and a 0.0588 µm2 SRAM cell size , 2014, 2014 IEEE International Electron Devices Meeting.

[22]  A. Szabo,et al.  Under-the-Barrier Model: An Extension of the Top-of-the-Barrier Model to Efficiently and Accurately Simulate Ultrascaled Nanowire Transistors , 2013, IEEE Transactions on Electron Devices.

[23]  D. Esseni,et al.  Single particle transport in two-dimensional heterojunction interlayer tunneling field effect transistor , 2013, 1312.2557.

[24]  A. Seabaugh,et al.  Tunnel Field-Effect Transistors: State-of-the-Art , 2014, IEEE Journal of the Electron Devices Society.

[25]  A. M. Ionescu,et al.  On the Static and Dynamic Behavior of the Germanium Electron-Hole Bilayer Tunnel FET , 2012, IEEE Transactions on Electron Devices.

[26]  D. Esseni,et al.  Interface Traps in InAs Nanowire Tunnel FETs and MOSFETs—Part II: Comparative Analysis and Trap-Induced Variability , 2013, IEEE Transactions on Electron Devices.

[27]  Lu Liu,et al.  Scaling Length Theory of Double-Gate Interband Tunnel Field-Effect Transistors , 2012, IEEE Transactions on Electron Devices.

[28]  Ian A. Young,et al.  Source/Drain Doping Effects and Performance Analysis of Ballistic III-V n-MOSFETs , 2015, IEEE Journal of the Electron Devices Society.

[29]  S. Koswatta,et al.  GIDL in Doped and Undoped FinFET Devices for Low-Leakage Applications , 2013, IEEE Electron Device Letters.

[30]  Antonio Gnudi,et al.  A quasi 2D semianalytical model for the potential profile in hetero and homojunction tunnel FETs , 2014, 2014 44th European Solid State Device Research Conference (ESSDERC).

[31]  R. Kotlyar,et al.  Ballistic Band-to-Band Tunneling in the OFF State in InGaAs MOSFETs , 2014, IEEE Transactions on Electron Devices.

[32]  Performance of $n$-Type InSb and InAs Nanowire Field-Effect Transistors , 2008, IEEE Transactions on Electron Devices.