A CMOS SOI Stacked Shunt Switch with Sub-500ps Time Constant and 19-Vpp Breakdown

This work demonstrates a shunt stacked-FET switch with both high switching speed (~1ns) and high RF voltage handling capability (30 dBm). A key development in the implementation of this stacked structure is a dynamic gate bias adjustment to track the voltage swing. Measured performance for a shunt capacitor-switch network fabricated in 45-nm CMOS SOI (Leff = 40 nm) is characterized. The switch achieves a RonCoff time constant of less than 500ps, and is shown to handle a 19Vpp RF signal swing. These characteristics enable use in digital dynamic load modulation of power amplifiers at bandwidths above 10 MHz.

[1]  Ali M. Niknejad,et al.  An Efficient Mixed-Signal 2.4-GHz Polar Power Amplifier in 65-nm CMOS Technology , 2011, IEEE Journal of Solid-State Circuits.

[2]  Haifeng Xu,et al.  A 31.3-dBm Bulk CMOS T/R Switch Using Stacked Transistors With Sub-Design-Rule Channel Length in Floated p-Wells , 2007, IEEE Journal of Solid-State Circuits.

[3]  F.H. Raab,et al.  High-efficiency linear amplification by dynamic load modulation , 2003, IEEE MTT-S International Microwave Symposium Digest, 2003.

[4]  N. Singhal,et al.  A 19 dBm 0.13µm CMOS parallel class-E switching PA with minimal efficiency degradation under 6 dB back-off , 2011, 2011 IEEE Radio Frequency Integrated Circuits Symposium.

[5]  Wim Dehaene,et al.  A high-voltage output driver in a 2.5-V 0.25-μm CMOS technology , 2005 .

[6]  W. Dehaene,et al.  A high-voltage output driver in a 2.5-V 0.25-/spl mu/m CMOS technology , 2005, IEEE Journal of Solid-State Circuits.

[7]  Jinho Jeong,et al.  A Watt-Level Stacked-FET Linear Power Amplifier in Silicon-on-Insulator CMOS , 2010, IEEE Transactions on Microwave Theory and Techniques.