A New Unicast-Based Multicast Scheme for Network-on-Chip Router and Interconnect Testing
暂无分享,去创建一个
[1] Kevin Skadron,et al. HotSpot: a compact thermal modeling methodology for early-stage VLSI design , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[2] NarayananVijaykrishnan,et al. A novel dimensionally-decomposed router for on-chip communication in 3D architectures , 2007 .
[3] Dong Xiang,et al. A thermal-driven test application scheme for pre-bond and post-bond scan testing of three-dimensional ICs , 2014, JETC.
[4] Philip G. Emma,et al. Opportunities and Challenges for 3D Systems and Their Design , 2009, IEEE Design & Test of Computers.
[5] Sybille Hellebrand,et al. Reusing NoC-infrastructure for test data compression , 2010, 2010 28th VLSI Test Symposium (VTS).
[6] Dong Xiang,et al. Deadlock-Free Adaptive Routing in Meshes with Fault-Tolerance Ability Based on Channel Overlapping , 2011, IEEE Transactions on Dependable and Secure Computing.
[7] Sandip Kundu,et al. Performance-driven dynamic thermal management of MPSoC based on task rescheduling , 2014, TODE.
[8] Johnny Öberg,et al. Toward a Scalable Test Methodology for 2D-mesh Network-on-Chips , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.
[9] Alexandre M. Amory,et al. A High-Fault-Coverage Approach for the Test of Data, Control and Handshake Interconnects in Mesh Networks-on-Chip , 2008, IEEE Transactions on Computers.
[10] Dhabaleswar K. Panda,et al. Multidestination Message Passing in Wormhole k-ary n-cube Networks with Base Routing Conformed Paths , 1999, IEEE Trans. Parallel Distributed Syst..
[11] Hong Xu,et al. Unicast-Based Multicast Communication in Wormhole-Routed Networks , 1994, IEEE Trans. Parallel Distributed Syst..
[12] Radu Marculescu,et al. Hitting Time Analysis for Fault-Tolerant Communication at Nanoscale in Future Multiprocessor Platforms , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[13] Luigi Carro,et al. Reusing an on-chip network for the test of core-based systems , 2004, TODE.
[14] Raimund Ubar,et al. Test Configurations for Diagnosing Faulty Links in NoC Switches , 2007, 12th IEEE European Test Symposium (ETS'07).
[15] Giovanni De Micheli,et al. Design, synthesis, and test of networks on chips , 2005, IEEE Design & Test of Computers.
[16] Radu Marculescu,et al. Workload characterization and its impact on multicore platform design , 2010, 2010 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS).
[17] Radu Marculescu,et al. Stochastic Communication: A New Paradigm for Fault-Tolerant Networks-on-Chip , 2007, VLSI Design.
[18] Hans-Joachim Wunderlich,et al. Structural Software-Based Self-Test of Network-on-Chip , 2014, 2014 IEEE 32nd VLSI Test Symposium (VTS).
[19] Terrence S. T. Mak,et al. Dynamic programming-based runtime thermal management (DPRTM) , 2013, ACM Trans. Design Autom. Electr. Syst..
[20] Marcelo Lubaszewski,et al. Functional Test of Mesh-Based NoCs with Deterministic Routing: Integrating the Test of Interconnects and Routers , 2011, J. Electron. Test..
[21] Partha Pratim Pande,et al. Networks-on-Chip in a Three-Dimensional Environment: A Performance Evaluation , 2009, IEEE Transactions on Computers.
[22] Jia-Guang Sun,et al. Reconfigured Scan Forest for Test Application Cost, Test Data Volume, and Test Power Reduction , 2007, IEEE Transactions on Computers.
[23] Chita R. Das,et al. A novel dimensionally-decomposed router for on-chip communication in 3D architectures , 2007, ISCA '07.
[24] Érika F. Cota,et al. Improving the Test of NoC-Based SoCs with Help of Compression Schemes , 2008, 2008 IEEE Computer Society Annual Symposium on VLSI.
[25] Partha Pratim Pande,et al. Testing Network-on-Chip Communication Fabrics , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[26] Kiyoung Choi,et al. Deflection routing in 3D network-on-chip with limited vertical bandwidth , 2013, TODE.
[27] Michele Favalli,et al. Exploiting Network-on-Chip structural redundancy for a cooperative and scalable built-in self-test architecture , 2011, 2011 Design, Automation & Test in Europe.
[28] Alain Greiner,et al. Localization of damaged resources in NoC based shared-memory MP2SOC, using a Distributed Cooperative Configuration Infrastructure , 2011, 29th VLSI Test Symposium.
[29] Radu Marculescu,et al. The Chip Is the Network: Toward a Science of Network-on-Chip Design , 2009, Found. Trends Electron. Des. Autom..
[30] Siddharth Garg,et al. Statistical Peak Temperature Prediction and Thermal Yield Improvement for 3D Chip Multiprocessors , 2014, TODE.
[31] Gang Liu,et al. Thermal-aware test scheduling for NOC-based 3D integrated circuits , 2013, 2013 IFIP/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC).
[32] Luca Benini,et al. At-Speed Distributed Functional Testing to Detect Logic and Delay Faults in NoCs , 2014, IEEE Transactions on Computers.
[33] Krishnendu Chakrabarty,et al. Optimization of Test Pin-Count, Test Scheduling, and Test Access for NoC-Based Multicore SoCs , 2014, IEEE Transactions on Computers.
[34] Luca Benini,et al. Networks on Chips : A New SoC Paradigm , 2022 .
[35] Ye Zhang,et al. Cost-Effective Power-Aware Core Testing in NoCs Based on a New Unicast-Based Multicast Scheme , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[36] Krishnendu Chakrabarty,et al. A dynamic programming solution for optimizing test delivery in multicore SOCs , 2012, 2012 IEEE International Test Conference.
[37] Hai Zhou,et al. Parallel CAD: Algorithm Design and Programming Special Section Call for Papers TODAES: ACM Transactions on Design Automation of Electronic Systems , 2010 .
[38] Sungho Kang,et al. A Scalable and Parallel Test Access Strategy for NoC-Based Multicore System , 2014, 2014 IEEE 23rd Asian Test Symposium.
[39] Wang,et al. System-on-Chip Test Architectures: Nanometer Design for Testability , 2007 .
[40] Alessandro Strano,et al. Optimizing built-in pseudo-random self-testing for network-on-chip switches , 2012, INA-OCMC '12.
[41] William J. Dally,et al. Flattened Butterfly Topology for On-Chip Networks , 2007, 40th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2007).
[42] Jaan Raik,et al. Ultra-low latency NoC testing via pseudo-random test pattern compaction , 2012, 2012 International Symposium on System on Chip (SoC).
[43] Vincent Beroulle,et al. A Design-for-Test Implementation of an Asynchronous Network-on-Chip Architecture and its Associated Test Pattern Generation and Application , 2008 .
[44] Alexandre M. Amory,et al. A scalable test strategy for network-on-chip routers , 2005, IEEE International Conference on Test, 2005..