Improved Design Debugging Using Maximum Satisfiability
暂无分享,去创建一个
[1] Rolf Drechsler,et al. Debugging sequential circuits using Boolean satisfiability , 2004, ICCAD 2004.
[2] Moayad Fahim Ali,et al. Fault diagnosis and logic debugging using Boolean satisfiability , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[3] Ibrahim N. Hajj,et al. Design error diagnosis and correction via test vector simulation , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[4] Malay K. Ganai,et al. Robust Boolean reasoning for equivalence checking and functional property verification , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[5] Melvin A. Breuer,et al. Digital systems testing and testable design , 1990 .
[6] Shi-Yu Huang. A fading algorithm for sequential fault diagnosis [logic IC testing] , 2004, 19th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2004. DFT 2004. Proceedings..
[7] Rolf Drechsler,et al. Post-verification debugging of hierarchical designs , 2005, ICCAD 2005.
[8] Premachandran R. Menon,et al. Critical Path Tracing - An Alternative to Fault Simulation , 1983, 20th Design Automation Conference Proceedings.
[9] P. Bjesse,et al. DAG-aware circuit compression for formal verification , 2004, ICCAD 2004.
[10] Karem A. Sakallah,et al. On Finding All Minimally Unsatisfiable Subformulas , 2005, SAT.