论文信息 - A complete GaAs HEMT single chip data receiver for 40 Gbit/s data rates

A complete GaAs HEMT single chip data receiver for 40 Gbit/s data rates

Using our 0.2 /spl mu/m AlGaAs-GaAs-AlGaAs quantum well HEMT technology, we have designed, manufactured and characterized a single chip comprising a clock recovery, a data decision and a 2:4 demultiplexer circuit. The chip is able to receive a data stream of 40 Gbit/s and converts it into a four bit parallel data signal. The results presented here have been measured on wafer.

[1] M. Rieger-Motzer,et al. 30 GHz static frequency divider using a 0.2 /spl mu/m AlGaAs/GaAs/AlGaAs HEMT technology , 1995 .

[2] Z.-G. Wang,et al. Low power data decision IC for 20-40 Gbit/s data links using 0.2 /spl mu/m AlGaAs/GaAs HEMTs , 1996 .

[3] C. Weiske,et al. 40 Gbit/s unrepeatered optical transmission over 148 km by electrical time division multiplexing and demultiplexing , 1997 .

[4] Y. Imai,et al. 40 Gbit/s, fully-integrated 1:2 demultiplexer IC using InAlAs/InGaAs/InP HEMTs , 1997 .

[5] A. Thiede,et al. 40 and 20 Gbit/s monolithic integrated clock recovery using a fully-balanced narrowband regenerative frequency divider with 0.2 /spl mu/m AlGaAs/GaAs HEMTs , 1996 .

[6] Z.-G. Wang,et al. 20-40 Gbit/s 0.2 /spl mu/m GaAs HEMT chip set for optical data receiver , 1996, GaAs IC Symposium IEEE Gallium Arsenide Integrated Circuit Symposium. 18th Annual Technical Digest 1996.

[7] Eiichi Sano,et al. 46 Gbit/s multiplexer and 40 Gbit/s demultiplexer IC modules using InAlAs/InGaAs/InP HEMTs , 1996 .