PSP Model Equations Extension for Statistical Estimation of Leakage Current in Nanometer CMOS Technologies Considering Process Variations
暂无分享,去创建一个
[1] Kaushik Roy,et al. Modeling and estimation of total leakage current in nano-scaled CMOS devices considering the effect of parameter variation , 2003, ISLPED '03.
[2] Kelin Kuhn,et al. Managing Process Variation in Intel’s 45nm CMOS Technology , 2008 .
[3] Francesco Centurelli,et al. A Statistical Model of Logic Gates for Monte Carlo Simulation Including On-Chip Variations , 2007, PATMOS.
[4] David Blaauw,et al. Statistical estimation of leakage current considering inter- and intra-die process variation , 2003, ISLPED '03.
[5] Kaushik Roy,et al. Modeling and estimation of leakage in sub-90 nm devices , 2004, 17th International Conference on VLSI Design. Proceedings..
[6] K. Roy,et al. Accurate modeling of transistor stacks to effectively reduce total standby leakage in nano-scale CMOS circuits , 2003, 2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408).
[7] Tao Li,et al. Full-chip leakage analysis in nano-scale technologies: Mechanisms, variation sources, and verification , 2008, 2008 45th ACM/IEEE Design Automation Conference.
[8] Bruno O. Shubert,et al. Random variables and stochastic processes , 1979 .
[9] Maria Huhtala,et al. Random Variables and Stochastic Processes , 2021, Matrix and Tensor Decompositions in Signal Processing.
[10] Rob A. Rutenbar,et al. Digital Circuit Design Challenges and Opportunities in the Era of Nanoscale CMOS , 2008, Proceedings of the IEEE.
[11] Athanasios Papoulis,et al. Probability, Random Variables and Stochastic Processes , 1965 .