ARTEMIS: A Simulator Tool for Heterogeneous Network-on-Chip

Complex homogeneous network-on-chip or heterogeneous network-on-chip increases the need of determining and developing simulation tools for designer to evaluate and comparison network performance. Towards this end, ARTEMIS tool, a matlab based simulator environment is developed. This simulator offers some collections of network configuration regarding to the topology graph, routing algorithm and switching strategy, including allocation scheme for a target application. Consequently, designers can choose the number and depth of virtual channels and the capacity of each link by applying an efficient allocation scheme, which is provided by this tool. Average latency and throughput are evaluation performance metrics that are measured with proposed simulator tool.

[1]  Bevan M. Baas,et al.  NoCTweak: a Highly Parameterizable Simulator for Early Exploration of Performance and Energy of Networks On-Chip , 2012 .

[2]  Niraj K. Jha,et al.  GARNET: A detailed on-chip network model inside a full-system simulator , 2009, 2009 IEEE International Symposium on Performance Analysis of Systems and Software.

[3]  Luigi Carro,et al.  Design Space Exploration Comparing Homogeneous and Heterogeneous Network-on-Chip Architectures , 2005, 2005 18th Symposium on Integrated Circuits and Systems Design.

[4]  Andrew B. Kahng,et al.  Trace-driven optimization of networks-on-chip configurations , 2010, Design Automation Conference.

[5]  John Kim,et al.  Throughput-Effective On-Chip Networks for Manycore Accelerators , 2010, 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture.

[6]  Radu Marculescu,et al.  Application-specific buffer space allocation for networks-on-chip router design , 2004, IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004..

[7]  Radu Marculescu,et al.  Virtual Channels Planning for Networks-on-Chip , 2007, 8th International Symposium on Quality Electronic Design (ISQED'07).

[8]  Nan Jiang,et al.  A detailed and flexible cycle-accurate Network-on-Chip simulator , 2013, 2013 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS).

[9]  Avinoam Kolodny,et al.  Optimizing heterogeneous NoC design , 2012, SLIP '12.

[10]  Israel Cidon,et al.  Delay analysis of wormhole based heterogeneous NoC , 2011, Proceedings of the Fifth ACM/IEEE International Symposium.

[11]  Partha Pratim Pande,et al.  Performance evaluation and design trade-offs for network-on-chip interconnect architectures , 2005, IEEE Transactions on Computers.

[12]  Valentin Puente,et al.  TOPAZ: An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers , 2012, 2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip.

[13]  Israel Cidon,et al.  HNOCS: Modular open-source simulator for Heterogeneous NoCs , 2012, 2012 International Conference on Embedded Computer Systems (SAMOS).

[14]  Jörg Henkel,et al.  Minimizing Virtual Channel Buffer for Routers in On-chip Communication Architectures , 2008, 2008 Design, Automation and Test in Europe.

[15]  Ran Ginosar,et al.  Network Delays and Link Capacities in Application-Specific Wormhole NoCs , 2007, VLSI Design.

[16]  Chita R. Das,et al.  A case for heterogeneous on-chip interconnects for CMPs , 2011, 2011 38th Annual International Symposium on Computer Architecture (ISCA).