A digital common-mode rejection technique for differential analog-to-digital conversion

A multibit /spl Delta//spl Sigma/ analog-to-digital converter can achieve high resolution with a lower order /spl Delta//spl Sigma/ modulator and lower oversampling ratio than a single-bit design, but it requires a multibit internal flash analog-to-digital converter rather than a simple comparator. In an implementation with a fully differential analog front end, the flash analog-to-digital converter must quantize a differential voltage relative to a set of differential reference voltages. Though analog techniques for differential analog-to-digital conversion exist, implementing them in a low-voltage single-poly CMOS process is a challenging circuit design problem. This paper presents a digital common-mode rejection technique for differential analog-to-digital conversion (ADC), which avoids the circuit complexity and die area requirements of analog common-mode rejection techniques. This technique was used to implement the internal quantizer in two high-performance single-poly CMOS ADC /spl Delta//spl Sigma/ modulator prototypes with over 98-dB peak signal-to-noise-and-distortion ratio and 105-dB spurious-free dynamic range. Implementation details, die area requirements, and measured common-mode rejection are presented for the prototype. Signal-processing details of digital common-mode rejection within the /spl Delta//spl Sigma/ modulator are presented, showing that injected common-mode noise results only in modulation of the quantization error power and does not create spurious tones.

[1]  W. Guggenbuhl,et al.  A versatile building block: the CMOS differential difference amplifier , 1987 .

[2]  I. Galton,et al.  An audio ADC delta-sigma modulator with 100 dB SINAD and 102 dB DR using a second-order mismatch-shaping DAC , 2000, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).

[3]  Ian Galton.  Granular quantization noise in a class of delta-sigma modulators , 1994, IEEE Trans. Inf. Theory.

[4]  Ian Galton,et al.  A dynamic element matching technique for reduced-distortion multibit quantization in delta-sigma ADCs , 2001 .

[5]  Bruce A. Wooley,et al.  A 50-MHz multibit sigma-delta modulator for 12-b 2-MHz A/D conversion , 1991 .

[6]  Stephen H. Lewis,et al.  A fully differential comparator using a switched-capacitor differencing circuit with common-mode rejection , 1997 .

[7]  Ian Galton,et al.  An area-efficient differential input ADC with digital common mode rejection , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[8]  Ian Galton.  Spectral shaping of circuit errors in digital-to-analog converters , 1997 .

[9]  M. Steyaert,et al.  A 2.5 MSample/s multi-bit /spl Delta//spl Sigma/ CMOS ADC with 95 dB SNR , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[10]  Ian Galton,et al.  A dynamic element matching technique for reduced-distortion multibit quantization in delta-sigma ADCs , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[11]  I. Galton,et al.  An audio ADC Delta-Sigma modulator with 100-dB peak SINAD and 102-dB DR using a second-order mismatch-shaping DAC , 2001, IEEE J. Solid State Circuits.

[12]  S. H. Lewis,et al.  A pipelined 5-Msample/s 9-bit analog-to-digital converter , 1987 .

[13]  I. Galton,et al.  A 3.3-V single-poly CMOS audio ADC delta-sigma modulator with 98-dB peak SINAD and 105-dB peak SFDR , 2000, IEEE Journal of Solid-State Circuits.