Synthesis and Optimization of Combinational Interface Circuits

We describe an algorithm for interface synthesis and optimization for embedded system components such as microprocessors, memory ASIC, and network subsystems. The algorithm accepts the timing characteristics of two chips as input, and generates a combinational interface circuitry to implement communication between them. The algorithm consists of two parts. In the first part, we determine the direct pin-to-pin connections employing a 0-1 ILP formulation to minimize wiring area and dynamic power consumption in the resulting interface circuit. In the second part, we use a novel encoding method to synthesize connections between chips which require additional gates in the interface circuit. Experiments show that our algorithm is very effective in practice.

[1]  Eduard Cerny,et al.  Semantics and verification of action diagrams with linear timing , 1998, TODE.

[2]  Corporate Intel Corp..  Peripheral components , 1992 .

[3]  Eduard Cerny,et al.  Solving Linear, Min and Max Constraint Systems Using CLP Based on Relational Interval Arithmetic , 1997, Theor. Comput. Sci..

[4]  Teresa H. Meng,et al.  Synchronization Design for Digital Systems , 1991 .

[5]  David L. Dill,et al.  Algorithms for interface timing verification , 1992, Proceedings 1992 IEEE International Conference on Computer Design: VLSI in Computers & Processors.

[6]  Gaetano Borriello,et al.  Interface co-synthesis techniques for embedded systems , 1995, ICCAD.

[7]  Luciano Lavagno,et al.  Lazy transition systems: application to timing optimization of asynchronous circuits , 1998, 1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287).

[8]  Wayne H. Wolf,et al.  Efficient Algorithms for Interface Timing Verification , 1994, EURO-DAC '94.

[9]  Gaetano Borriello,et al.  Synthesis of the hardware/software interface in microcontroller-based systems , 1992, 1992 IEEE/ACM International Conference on Computer-Aided Design.

[10]  Gaetano Borriello,et al.  Interface Timing Verification with Application to Synthesis , 1994, 31st Design Automation Conference.

[11]  Bill Lin,et al.  Synthesis of concurrent system interface modules with automatic protocol conversion generation , 1994, ICCAD.

[12]  Daniel Gajski,et al.  Interfacing Incompatible Protocols Using Interface Process Generation , 1995, 32nd Design Automation Conference.

[13]  Kenneth S. Stevens,et al.  Synthesis of asynchronous control circuits with automatically generated relative timing assumptions , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).

[14]  Randy H. Katz,et al.  A new interface specification methodology and its application to transducer synthesis , 1988 .

[15]  Corporate Intel Corp..  Embedded microcontrollers & processors (vol. I) , 1992 .

[16]  Robert W. Brodersen,et al.  Design of system interface modules , 1992, ICCAD.

[17]  Daniel P. Siewiorek,et al.  Automated Multi-Cycle Symbolic Timing Verification of Microprocessor-based Designs , 1994, 31st Design Automation Conference.

[18]  Tam-Anh Chu,et al.  Synthesis of self-timed VLSI circuits from graph-theoretic specifications , 1987 .

[19]  Karem A. Sakallah,et al.  Min-max linear programming and the timing analysis of digital circuits , 1993, ICCAD.