When Optimized N-Detect Test Sets are Biased: An Investigation of Cell-Aware-Type Faults and N-Detect Stuck-At ATPG

Cell-aware faults have previously been proposed to more effectively detect defects within gates. At the same time, n-detect test sets that provide multiple detections of each stuck-at fault are often used to maximize the detection of unmodeled defects. However, n-detect test sets are often not particularly effective at fortuitously detecting all untargeted cell-aware faults. In this paper, we investigate the effectiveness of different types of n-detect ATPG test sets for efficiently detecting difficult cell-aware-type faults and explain why optimizing test sets for n- detect using stuck-at faults while still keeping pattern counts low can actually bias those test sets against the detection of some cell-aware type faults. We then investigate the addition of cell-aware top-off patterns for cell-aware-type faults that are shown to be functionally relevant through good state simulation, allowing such faults to be prioritized when testing resources are limited.

[1]  Irith Pomeranz,et al.  On the use of fault dominance in n-detection test generation , 2001, Proceedings 19th IEEE VLSI Test Symposium. VTS 2001.

[2]  Jennifer Dworak,et al.  Efficient Determination of Fault Criticality for Manufacturing Test Set Optimization , 2008, 2008 IEEE International Symposium on Defect and Fault Tolerance of VLSI Systems.

[3]  Jennifer Dworak,et al.  A Simulated Annealing Inspired Test Optimization Method for Enhanced Detection of Highly Critical Faults and Defects , 2013, J. Electron. Test..

[4]  Jennifer Dworak,et al.  Too many faults, too little time on creating test sets for enhanced detection of highly critical faults and defects , 2010, 2010 28th VLSI Test Symposium (VTS).

[5]  Camelia Hora,et al.  Defect-oriented cell-aware ATPG and fault simulation for industrial cell libraries and designs , 2009, 2009 International Test Conference.

[6]  M. Ray Mercer,et al.  Enhanced DO-RE-ME based defect level prediction using defect site aggregation-MPG-D , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[7]  Melvin A. Breuer,et al.  Defect and error tolerance in the presence of massive numbers of defects , 2004, IEEE Design & Test of Computers.

[8]  Irith Pomeranz,et al.  On n-detection test sets and variable n-detection test sets for transition faults , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[9]  Melvin A. Breuer,et al.  Intelligible test techniques to support error-tolerance , 2004, 13th Asian Test Symposium.

[10]  Melvin A. Breuer,et al.  Reduction of detected acceptable faults for yield improvement via error-tolerance , 2007 .

[11]  Edward J. McCluskey,et al.  An experimental chip to evaluate test techniques experiment results , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[12]  Friedrich Hapke,et al.  Gate-Exhaustive and Cell-Aware pattern sets for industrial designs , 2011, Proceedings of 2011 International Symposium on VLSI Design, Automation and Test.

[13]  Melvin A. Breuer,et al.  An Error-Tolerance-Based Test Methodology to Support Product Grading for Yield Enhancement , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[14]  Jeff Rearick.  Too much delay fault coverage is a bad thing , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[15]  Friedrich Hapke,et al.  Cell-aware Production test results from a 32-nm notebook processor , 2012, 2012 IEEE International Test Conference.

[16]  Sandeep K. Gupta,et al.  An ATPG for threshold testing: obtaining acceptable yield in future processes , 2002, Proceedings. International Test Conference.

[17]  Edward J. McCluskey,et al.  Stuck-fault tests vs. actual defects , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[18]  Friedrich Hapke,et al.  Embedded multi-detect ATPG and Its Effect on the Detection of Unmodeled Defects , 2007, 2007 IEEE International Test Conference.

[19]  M. Ray Mercer,et al.  Balanced excitation and its effect on the fortuitous detection of dynamic defects , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[20]  Richard D. Eldred.  Test routines based on symbolic logical statements , 1958, ACM '58.

[21]  M. Ray Mercer,et al.  Defect-Oriented Testing and Defective-Part-Level Prediction , 2001, IEEE Des. Test Comput..

[22]  M. Ray Mercer,et al.  REDO-random excitation and deterministic observation-first commercial experiment , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[23]  Abhijit Chatterjee,et al.  Embedded tutorials: Embedded tutorial 1: Cell-aware test-from gates to transistors , 2013, 2013 IFIP/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC).

[24]  Melvin A. Breuer,et al.  A novel test methodology based on error-rate to support error-tolerance , 2005, IEEE International Conference on Test, 2005..

[25]  Friedrich Hapke,et al.  Introduction to the defect-oriented cell-aware test methodology for significant reduction of DPPM rates , 2012, 2012 17th IEEE European Test Symposium (ETS).

[26]  R. D. Blanton,et al.  Universal fault simulation using fault tuples , 2000, Proceedings 37th Design Automation Conference.