A small fully digital open-loop clock and data recovery circuit for wired BANs

Summary This paper proposes a new open-loop and low complexity (small size) fast-lock synchronization circuit for clock and data recovery in wearable systems. The system includes sensors embedded in textile and connected by conductive yarns. Synchronization is based on the open-loop selection of the correct phase of the receiver clock synchronously with the incoming signal. The clock generator of the receiver is an autonomous oscillator set to operate at the same nominal frequency. The circuit lock time is at most one clock cycle, faster than all methods based on phase-locked loops or delay-locked loops. The circuit can be used for baseband communication independently of the signal coding method used in the physical layer, making it suitable for many applications. The fully digital circuit (including non-return-to-zero inverted decoder) occupies 0.0022 in a 0.35 complementary metal-oxide semiconductor (CMOS) process, a smaller implementation than many existing circuits, and supports a maximum system clock frequency of 70 for a 35-data rate. Experimental results demonstrate that the proposed circuit robustly generates a synchronous clock for data recovery. The circuit is suitable for systems that tolerate some jitter but requires fast lock time, small size, and low energy consumption. Copyright © 2015 John Wiley & Sons, Ltd.

[1]  Shen-Iuan Liu,et al.  A 155.52 mbps-3.125 gbps continuous-rate clock and data recovery circuit , 2006, IEEE J. Solid State Circuits.

[2]  Jen-Ming Wu,et al.  An Extended Phase Detector 2.56/3.2Gb/s Clock And Data Recovery design with Digitally Assisted Lock Detector , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[3]  Anis Nurashikin Nordin,et al.  Design of a 5GHz phase-locked loop , 2011, 2011 IEEE Regional Symposium on Micro and Nano Electronics.

[4]  Kwang-Hee Choi,et al.  A Single-Data-Bit Blind Oversampling Data-Recovery Circuit With an Add-Drop FIFO for USB2.0 High-Speed Interface , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.

[5]  Marvin K. Simon,et al.  Autonomous Software-Defined Radio Receivers for Deep Space Applications , 2006 .

[6]  Li Chang-yong,et al.  DLL-based multi-FPGA systems clock synchronization , 2010, 2010 5th IEEE Conference on Industrial Electronics and Applications.

[7]  Ravi Kumar Jatoth,et al.  Coherent BPSK demodulator using Costas loop and early-late gate synchronizer , 2013, 2013 Fourth International Conference on Computing, Communications and Networking Technologies (ICCCNT).

[8]  M. Magarini,et al.  Post-Filter Optimization in Timing Recovery Based on Square-Law Detection , 2013, IEEE Photonics Technology Letters.

[9]  S. Jayasimha,et al.  Low-complexity DFT-pair carrier acquisition , 2013, 2013 National Conference on Communications (NCC).

[10]  Chua-Chin Wang,et al.  A fast-locking clock and data recovery circuit with a lock detector loop , 2011, 2011 International Symposium on Integrated Circuits.

[11]  Suhwan Kim,et al.  A low-power referenceless clock and data recovery circuit with clock-edge modulation for biomedical sensor applications , 2011, IEEE/ACM International Symposium on Low Power Electronics and Design.

[12]  P. Zicari,et al.  A high flexible Early-Late Gate bit synchronizer in FPGA-based software defined radios , 2008, 2008 4th European Conference on Circuits and Systems for Communications.

[13]  Suhwan Kim,et al.  A Fast-Locking CDR Circuit with an Autonomously Reconfigurable Charge Pump and Loop Filter , 2006, 2006 IEEE Asian Solid-State Circuits Conference.

[14]  Shen-Iuan Liu,et al.  Full-Rate Bang-Bang Phase/Frequency Detectors for Unilateral Continuous-Rate CDRs , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.

[15]  Xin Liu,et al.  A 100 Mb/s 0.36 mW injection locked clock and data recovery circuit for WBAN transceivers , 2013, 2013 IEEE MTT-S International Microwave Workshop Series on RF and Wireless Technologies for Biomedical and Healthcare Applications (IMWS-BIO).

[16]  Ming-ta Hsieh,et al.  Architectures for multi-gigabit wire-linked clock and data recovery , 2008, IEEE Circuits and Systems Magazine.

[17]  Zhihua Wang,et al.  A novel clock and data recovery scheme for 10Gbps source synchronous receiver in 65nm CMOS , 2012, 2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS).

[18]  Makoto Ikeda,et al.  All digital baseband 50 Mbps data recovery using 5× oversampling with 0.9 data unit interval clock jitter tolerance , 2009, 2009 12th International Symposium on Design and Diagnostics of Electronic Circuits & Systems.

[19]  Jae-Yoon Sim,et al.  A 110 MHz to 1.4 GHz Locking 40-Phase All-Digital DLL , 2011, IEEE Journal of Solid-State Circuits.

[20]  Shen-Iuan Liu,et al.  A 200-Mbps/spl sim/2-Gbps continuous-rate clock-and-data-recovery circuit , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.