STEM: a framework for simulating and selecting I/sub DDQ/ measurement points for leakage faults
暂无分享,去创建一个
[1] Vasek Chvátal,et al. A Greedy Heuristic for the Set-Covering Problem , 1979, Math. Oper. Res..
[2] Weiwei Mao,et al. Quietest: A methodology for selecting IDDQ test vectors , 1992, J. Electron. Test..
[3] David S. Johnson,et al. Approximation algorithms for combinatorial problems , 1973, STOC.
[4] David Bryan,et al. Combinational profiles of sequential benchmark circuits , 1989, IEEE International Symposium on Circuits and Systems,.
[5] Janak H. Patel,et al. Fault simulation of I/sub DDQ/ tests for bridging faults in sequential circuits , 1995, Twenty-Fifth International Symposium on Fault-Tolerant Computing. Digest of Papers.
[6] Jürgen Alt,et al. CURRENT: a test generation system for I/sub DDQ/ testing , 1995, Proceedings 13th IEEE VLSI Test Symposium.
[7] Michael D. Ciletti,et al. QUIETEST: a quiescent current testing methodology for detecting leakage faults , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.