Two high-performance and low-power serial communication interfaces for on-chip interconnects

This paper presents two novel methods for on-chip serial communication in which the clocks of the transmitter and the receiver are generated with two separate ring oscillators. These oscillators are identical, although they can have a small frequency difference. In the first method, a strobe line that toggles exactly once with every frame of n-bit data is used to activate the oscillators. Local counters are used to count the number of bits in the data frame and to stop the local oscillators when the frame has been processed. In the second method, a single physical line is used to transmit both data and (in-band) control information, further reducing the power dissipation. The data transmission is controlled by the output of a starter flip-flop that indicates the empty/full state of an input buffer, whereas the data reception is controlled by the decoding of a "1" start bit and a "0" end bit, both of which are added to the n-bit data word to form a frame. Circuit simulation results demonstrate that both communication methods have high bandwidth and low power dissipation.

[1]  S. Kimura,et al.  An on-chip high speed serial communication method based on independent ring oscillators , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[2]  Fabien Clermidy,et al.  An asynchronous NOC architecture providing low latency service and its multi-level design framework , 2005, 11th IEEE International Symposium on Asynchronous Circuits and Systems.

[3]  Atila Alvandpour,et al.  A new mesochronous clocking scheme for synchronization in SoC , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[4]  L. Benini,et al.  Xpipes: a network-on-chip architecture for gigascale systems-on-chip , 2004, IEEE Circuits and Systems Magazine.

[5]  Alan C. Thomas,et al.  Level-specific lithography optimization for 1-Gb DRAM , 2000 .

[6]  Himanshu Kaul,et al.  Low-power on-chip communication based on transition-aware global signaling (TAGS) , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[7]  John Teifel,et al.  A high-speed clockless serial link transceiver , 2003, Ninth International Symposium on Asynchronous Circuits and Systems, 2003. Proceedings..

[8]  Yu (Kevin) Cao,et al.  What is Predictive Technology Model (PTM)? , 2009, SIGD.

[9]  I. Soderquist.  Globally updated mesochronous design style , 2003 .

[10]  Yehea I. Ismail,et al.  Serial-link bus: a low-power on-chip bus architecture , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..

[11]  Eric W. Gill,et al.  Canadian Journal of Electrical and Computer Engineering , 2009 .

[12]  Hoi-Jun Yoo,et al.  Adaptive network-on-chip with wave-front train serialization scheme , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Circuits, 2005..

[13]  Shyh-Chyi Wong,et al.  Modeling of interconnect capacitance, delay, and crosstalk in VLSI , 2000 .

[14]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[15]  An-Yeu Wu,et al.  A 2Gb/s high-speed scalable shift-register based on-chip serial communication design for SoC applications , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[16]  Christer Svensson,et al.  Self-tested self-synchronization circuit for mesochronous clocking , 2001 .

[17]  K. Banerjee,et al.  Scaling analysis of multilevel interconnect temperatures for high-performance ICs , 2005, IEEE Transactions on Electron Devices.