Fault Tolerances Analysis of Distributed Reconfigurable Systems Using SAT-Based Techniques
暂无分享,去创建一个
[1] Ranga Vemuri,et al. An Integrated Partitioning and Synthesis System for Dynamically Reconfigurable Multi-FPGA Architectures , 1998, IPPS/SPDP Workshops.
[2] Jürgen Teich,et al. System-Level Synthesis Using Evolutionary Algorithms , 1998, Des. Autom. Embed. Syst..
[3] Burkhard Monien,et al. A Distributed Algorithm to Evaluate Quantified Boolean Formulae , 2000, AAAI/IAAI.
[4] Hans Kleine Büning,et al. Resolution for Quantified Boolean Formulas , 1995, Inf. Comput..
[5] Marco Schaerf,et al. An Algorithm to Evaluate Quantified Boolean Formulae , 1998, AAAI/IAAI.
[6] Bernd Becker,et al. Checking equivalence for partial implementations , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).
[7] Markus Weinhardt,et al. PACT XPP—A Self-Reconfigurable Data Processing Architecture , 2004, The Journal of Supercomputing.
[8] Jussi Rintanen,et al. Constructing Conditional Plans by a Theorem-Prover , 1999, J. Artif. Intell. Res..
[9] N.K. Jha,et al. CORDS: hardware-software co-synthesis of reconfigurable real-time distributed embedded systems , 1998, 1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287).
[10] Stefan Woltran,et al. Solving Advanced Reasoning Tasks Using Quantified Boolean Formulas , 2000, AAAI/IAAI.
[11] Armando Tacchella,et al. Backjumping for Quantified Boolean Logic satisfiability , 2001, Artif. Intell..
[12] Marco Platzner,et al. Online scheduling for block-partitioned reconfigurable devices , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.