Adding Flexibility to Hybrid Number Systems
暂无分享,去创建一个
[1] T. R. N. Rao,et al. Binary Logic for Residue Arithmetic Using Magnitude Index , 1970, IEEE Transactions on Computers.
[2] H. T. Kung,et al. A Regular Layout for Parallel Adders , 1982, IEEE Transactions on Computers.
[3] Enrico Martinelli,et al. A VLSI architecture for RNS with MI adders , 1991, Integr..
[4] Piero Maestrini,et al. Arithmetic Codes in Residue Number Systems with Magnitude Index , 1978, IEEE Transactions on Computers.
[5] A Sasaki. The basis for implementation of additive operations in the residue number system , 1986 .
[6] Akio Sasaki. Addition and Subtraction in the Residue Number System , 1967, IEEE Trans. Electron. Comput..
[7] Richard I. Tanaka,et al. Residue arithmetic and its applications to computer technology , 1967 .
[8] Kurt Mehlhorn,et al. Area-Time Optimal VLSI Integer Multiplier with Minimum Computation Time , 1984, ICALP.
[9] Ferruccio Barsi. Mod m Arithmetic in Binary Systems , 1991, Inf. Process. Lett..