Impact of packaging design on reliability of large die Cu/low-κ (BD) interconnect

This paper presents the study on the effect of low k stacked layer, chip pad design structures, and shift pad design TM of a large die size Cu/low kappa (BDtrade) chip for improving assembly and reliability performance on organic buildup substrate FCBGA (FlipChip ball grid array). Bump shear characterization has been performed on the integrity of different stacked layer and pad structure, supported by bump shear modeling analysis. Initial reliability testing was performed on assembled package to identify the best choice of design and finally implemented on the reliability test vehicle for verification. In addition, a potential chip crack problem due to excessive warpage in FCBGA with large die assembly is examined and a simple failure criterion is proposed.

[1]  Sidharth,et al.  Investigation of Cu/low-k film delamination in flip chip packages , 2006, 56th Electronic Components and Technology Conference 2006.

[2]  S. Yoon,et al.  150 μm Pitch Pb-Free Flipchip Packaging with Cu/Low-k Interconnects , 2005, Proceedings Electronic Components and Technology, 2005. ECTC '05..

[3]  Xiaowu Zhang,et al.  The 1st Level & 2nd Level Solder Joint Reliability Co-design for Larger Die Flip Chip Package , 2007, 2007 9th Electronics Packaging Technology Conference.

[4]  M. Bachman,et al.  Direct bump-on-copper process for flip chip technologies , 2002, 52nd Electronic Components and Technology Conference 2002. (Cat. No.02CH37345).

[5]  S. Chungpaiboonpatana,et al.  Packaging of copper/low-k IC devices: a novel direct fine pitch gold wirebond ball interconnects onto copper/low-k terminal pads , 2004, IEEE Transactions on Advanced Packaging.

[7]  F. Che,et al.  Reliability assessment for Cu / Low-k structure based on bump shear modeling and simulation method , 2007 .

[8]  Clemens Thielen,et al.  A systematic approach to qualification of 90 nm low-K flip-chip packaging , 2006, 56th Electronic Components and Technology Conference 2006.