An input test pattern for characterization of a full-adder and n-bit ripple carry adder

A 1-bit full adder (FA) is an important circuit block of many digital CMOS VLSI sub-systems, and its performance is input dependent. Input test patterns play a crucial role in the characterization and analysis of any circuit, including: measurement of propagation delay, estimation of power dissipation and functional verification. An improved input test pattern consisting of two sets (primary and supporting) is proposed in this paper. Each set consists of all 57 possible input transitions, including the transitions that lead to maximum propagation delay. Our input test pattern is designed such that, any individual FA within the n-bit ripple carry adder (RCA) can be forced to all 56 possible input transitions for measurement of maximum propagation delay, estimation of fair power dissipation and functional verification. The propagation delay of a n-bit RCA is a function of carry propagation (through all n FAs). Our input test pattern also contains 18 input transitions for which carry is propagated through all n FAs of the n-bit RCA. First, our proposed (primary) input test pattern is applied to seven FAs (based on different circuits/logic-styles). The simulation results show that our proposed input test pattern provides comparable/correct estimates of maximum propagation delay and power dissipation, using less number of input transitions as compared to other patterns reported earlier. Next, as an example of n-bit adder, we build a 4-bit RCA, and all the individual FAs within this RCA are also characterized, using our proposed (primary and supporting) input test pattern. The simulation results indicate that propagation delay and power dissipation characteristics of individual FAs within the RCA vary, and are also a function of the particular FA circuit/logic-style used to build the RCA. Simulations are also done to measure carry propagation delay (through all n FAs) of the RCA. Simulation results prove that our 18 input transitions provides the correct estimation of carry propagation delay as compared to the conventional method.

[1]  Chip-Hong Chang,et al.  A review of 0.18-/spl mu/m full adder performances for tree structured arithmetic circuits , 2005 .

[2]  Earl E. Swartzlander,et al.  Estimating the power consumption of CMOS adders , 1993, Proceedings of IEEE 11th Symposium on Computer Arithmetic.

[3]  Vladimir V. Shubin,et al.  New high-speed CMOS full adder cell of mirror design style , 2010, 2010 11th International Conference and Seminar on Micro/Nanotechnologies and Electron Devices.

[4]  Magdy A. Bayoumi,et al.  Design of Robust, Energy-Efficient Full Adders for Deep-Submicrometer Design Using Hybrid-CMOS Logic Style , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  Tarek Darwish,et al.  Performance analysis of low-power 1-bit CMOS full adder cells , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[6]  ChangChip-Hong,et al.  A review of 0.18-µm full adder performances for tree structured arithmetic circuits , 2005 .

[7]  Chip-Hong Chang,et al.  A novel hybrid pass logic with static CMOS output drive full-adder cell , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[8]  Vinay Kumar,et al.  Performance Analysis of a Low-Power High-Speed Hybrid 1-bit Full Adder Circuit , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[10]  Kiat Seng Yeo,et al.  Low Voltage, Low Power VLSI Subsystems , 2004 .

[11]  Mónico Linares Aranda,et al.  Hybrid adders for high-speed arithmetic circuits: A comparison , 2010, 2010 7th International Conference on Electrical Engineering Computing Science and Automatic Control.

[12]  Mónico Linares Aranda,et al.  CMOS Full-Adders for Energy-Efficient Arithmetic Applications , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[13]  Wolfgang Fichtner,et al.  Low-power logic styles: CMOS versus pass-transistor logic , 1997, IEEE J. Solid State Circuits.

[14]  J. V. R. Ravindra,et al.  Power Aware and Delay Efficient Hybrid CMOS Full-Adder for Ultra Deep Submicron Technology , 2013, 2013 European Modelling Symposium.

[15]  M. A. Bayoumi,et al.  A framework for fair performance evaluation of 1-bit full adder cells , 1999, 42nd Midwest Symposium on Circuits and Systems (Cat. No.99CH36356).

[16]  Christian Callegari,et al.  Advances in Computing, Communications and Informatics (ICACCI) , 2015 .