论文信息 - A 200 MHz quadrature digital synthesizer/mixer in 0.8 /spl mu/m CMOS

A 200 MHz quadrature digital synthesizer/mixer in 0.8 /spl mu/m CMOS

A 200 MHz quadrature direct digital frequency synthesizer/complex mixer (QDDFSM) chip is presented. The chip synthesizes 12 b sine and cosine waveforms with a spectral purity of -84.3 dBc. The frequency resolution is 0.047 Hz with a corresponding switching speed of 5 ns and a tuning latency of 14 clock cycles. The chip is also capable of frequency, phase, and quadrature amplitude modulation. These modulation capabilities operate up to the maximum clocking frequency. The chip provides the capability of parallel operation of multiple chips with throughputs up to 800 MHz. The 0.8 /spl mu/m triple level metal N-well CMOS chip has a complexity of 52000 transistors with a core area of 2.6/spl times/6.1 mm/sup 2/. Power dissipation is 2 W at 200 MHz and 5 V. >

H. Samueli | Loke Kun Tan

[1] Andrew D. Booth,et al. A SIGNED BINARY MULTIPLICATION TECHNIQUE , 1951 .

[2] H. Samueli,et al. The optimization of direct digital frequency synthesizer performance in the presence of finite word length effects , 1988, Proceedings of the 42nd Annual Frequency Control Symposium, 1988..

[3] H. Samueli,et al. A 200-MHz all-digital QAM modulator and demodulator in 1.2- mu m CMOS for digital radio applications , 1991 .

[4] Jack Sklansky,et al. Conditional-Sum Addition Logic , 1960, IRE Trans. Electron. Comput..

[5] H. Samueli,et al. An Analysis of the Output Spectrum of Direct Digital Frequency Synthesizers in the Presence of Phase-Accumulator Truncation , 1987, 41st Annual Symposium on Frequency Control.

[6] M. Thompson. Low-latency, high-speed numerically controlled oscillator using progression-of-states technique , 1992 .

[7] B. Gold,et al. A digital frequency synthesizer , 1971 .

[8] H. Samueli,et al. A 150-MHz Direct Digital Frequency Synthesizer In 1.25/spl mu/m CMOS With -90dBc Spurious Performance , 1991 .

[9] Christer Svensson,et al. High-speed CMOS circuit technique , 1989 .