Hydrogen passivation effects under negative bias temperature instability stress in metal/silicon-oxide/silicon-nitride/silicon-oxide/silicon capacitors for flash memories

Abstract The paper presents the passivation effect of post-annealing gases on the negative bias temperature instability of metal/silicon-oxide/silicon-nitride/silicon-oxide/silicon (MONOS) capacitors. MONOS samples annealed at 850 °C for 30 s by a rapid thermal annealing (RTA) are treated by additional annealing in a furnace, using annealing gases N 2 and N 2 –H 2 (2% hydrogen and 98% nitrogen gas mixture) at 450 °C for 30 min. MONOS samples annealed in an N 2 –H 2 environment are found to have lowest oxide trap charge density shift, Δ N ot  = 8.56 × 10 11  cm −2 , and the lowest interface-trap density increase, Δ N it  = 4.49 × 10 11  cm −2 among the three samples as-deposited, annealed in N 2 and N 2 –H 2 environments. It has also been confirmed that the same MONOS samples have the lowest interface-trap density, D it  = 0.834 × 10 11  eV −1  cm −2 , using small pulse deep level transient spectroscopy. These results indicate that the density of interface traps between the silicon substrate and the tunneling oxide layer are significantly reduced by the additional furnace annealing in the N 2 –H 2 environment after the RTA.

[1]  Annealing temperature effect on the performance of nonvolatile HfO2 Si-oxide-nitride-oxide-silicon-type flash memory , 2006 .

[2]  Ho-Kyu Kang,et al.  Post-Annealing Effects on Fixed Charge and Slow/Fast Interface States of TiN/Al2O3/p-Si Metal–Oxide–Semiconductor Capacitor , 2003 .

[3]  David-Wei Zhang,et al.  Memory Effect of Metal-Insulator-Silicon Capacitor with HfO2-Al2O3 Multilayer and Hafnium Nitride Gate , 2007 .

[4]  Ronald D. Schrimpf,et al.  Negative bias-temperature instabilities in metal–oxide–silicon devices with SiO2 and SiOxNy/HfO2 gate dielectrics , 2004 .

[5]  D. Zahn,et al.  A study of the interface states in MIS-structures with thin SiO2 and SiOxNy layers using deep level transient spectroscopy , 1999 .

[6]  R. Pickenhain,et al.  Observation of electron emission from the isotype heterointerface by DLTS , 1990 .

[7]  J. Bu,et al.  Design considerations in scaled SONOS nonvolatile memory devices , 2001 .

[8]  Byung-Gook Park,et al.  Dynamic bias temperature instability-like behaviors under Fowler–Nordheim program/erase stress in nanoscale silicon-oxide-nitride-oxide-silicon memories , 2008 .

[9]  Influence of post-annealing on the electrical properties of metal/oxide/silicon nitride/oxide/silicon capacitors for flash memories , 2008 .

[10]  James H. Stathis,et al.  The negative bias temperature instability in MOS devices: A review , 2006, Microelectron. Reliab..

[11]  Jo-Won Lee,et al.  A new low voltage fast SONOS memory with high-k dielectric , 2003 .

[12]  Tae Geun Kim,et al.  Analysis of electronic memory traps in the oxide-nitride-oxide structure of a polysilicon-oxide-nitride-oxide-semiconductor flash memory , 2008 .

[13]  Yu Wang,et al.  Advancements in nanoelectronic sonos nonvolatile semiconductor memory (NVSM) devices and technology , 2006 .

[14]  Tung-Sheng Chen,et al.  SONOS device with tapered bandgap nitride layer , 2005 .

[15]  Young-June Park,et al.  Polarity-dependent device degradation in SONOS transistors due to gate conduction under nonvolatile memory operations , 2006, IEEE Transactions on Device and Materials Reliability.

[16]  J. Piel,et al.  InP-SiO2 metal-insulator-semiconductor structure parameters investigated with DLTS and other capacitance techniques , 1987 .