A CMOS 8-bit two-step A/D converter with low power consumption

A low cost 8-bit A/D converter based on two-step flash topology is presented in this paper. The design, process technology, and performance of this A/D converter is described. In order to achieve high precision and low power, a corrected chopper-type comparator which can completed sampling comparison and subtraction has been introduced. The designed A/D converter is fabricated in 0.6 /spl mu/m CMOS double-polysilicon and double-metal process technology and occupies an active area of 1.1 mm/sup 2/. The measurement results show that the design offers a 133 ns conversion time and dissipates only 6 mW power dissipation at 3 V power supply and 30 mW power dissipation at 5 V power supply separately with 5 MHz sampling rate.

[1]  M. Nakamura,et al.  An 8 bit, 100 ms/s flash ADC , 1984, IEEE Journal of Solid-State Circuits.

[2]  R. Remmers,et al.  A 3.3 V 10 b 25 Msample/s two-step ADC in 0.35 /spl mu/m CMOS , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[3]  Masao Nakaya,et al.  An 8-bit high-speed CMOS A/D converter , 1986 .

[4]  A. Dingwall,et al.  An 8-MHz CMOS subranging 8-bit A/D converter , 1985, IEEE Journal of Solid-State Circuits.

[5]  Sanroku Tsukamoto,et al.  A CMOS 6-b, 200 MSample/s, 3 V-supply A/D converter for a PRML read channel LSI , 1996 .